Modicon TSX Quantum

140 EHC 105 00 High Speed Counter Module User Manual

840 USE 443 00 eng



© 2000 Schneider Electric All Rights Reserved

Table of Contents



	About the book	.7
Part I	EHC 105 00 Functional Overview At a Glance	. 9
Chapter 1	EHC 105 00 Introduction	11 11 12 12 13
Chapter 2	Structural Description of EHC 105 00	15 16 16 18
Chapter 3	Operational Characteristics of EHC 105 00	21 22 23 26 26 27 29 30 32 32
Chapter 4 4.1	EHC 105 00 Counter Types and their Operating Modes At a Glance Overview of Counter Types and their Mode Numbers Overview Overview of Counter Types Mode Number of Counter Types	35 37 37 38 39

7.2	Event Counter
	Overview
	Operating Modes
	Time Diagrams for Operating Modes 1 and 8
	Time Diagram for Operating Modes 2 and 9 44
	Time Diagram for Operating Mode A 45
	Time Diagram for Operating Mode R
4.2	
4.3	
	Overview
	Operating Modes
	Time Diagram for Operating Mode 3
	Time Diagram for Operating Mode 4
4.4	Repetitive Counter
	Overview
	Operating Mode 5
	Time Diagram for Operating Mode 5
4.5	Rate Counter
	Overview
	Operating Modes 56
	Time Diagram for Operating Modes 6 and 7 56
Chapter 5	State RAM I/O Structure
•	At a Glance
	Assignment of land Churchurg
	Assignment of indut Structure
	Assignment of Output Structure
	Assignment of Output Structure
Chapter 6	Assignment of Output Structure
Chapter 6	Assignment of Input Structure
Chapter 6	Assignment of Input Structure
Chapter 6	Assignment of Input Structure
Chapter 6	Assignment of Input Structure
Chapter 6	Assignment of Input Structure 60 Assignment of Output Structure 62 Monitoring and Start-Up 67 At a Glance 67 Monitoring Incoming Pulses 68 Quantum System Bus Monitoring 68 US24 Monitoring 69 Start-Up Characteristics 69
Chapter 6	Assignment of Input Structure 60 Assignment of Output Structure 62 Monitoring and Start-Up 67 At a Glance 67 Monitoring Incoming Pulses 68 Quantum System Bus Monitoring 68 US24 Monitoring 69 Start-Up Characteristics 69
Chapter 6	Assignment of Input Structure
Chapter 6 Part II	Assignment of Input Structure 60 Assignment of Output Structure 62 Monitoring and Start-Up 67 At a Glance 67 Monitoring Incoming Pulses 68 Quantum System Bus Monitoring 68 US24 Monitoring 68 US24 Monitoring 69 Start-Up Characteristics 69 EHC 105 00 High Speed Counter Modul
Chapter 6 Part II	Assignment of Input Structure
Chapter 6 Part II	Assignment of Input Structure 60 Assignment of Output Structure 62 Monitoring and Start-Up 67 At a Glance 67 Monitoring Incoming Pulses. 68 Quantum System Bus Monitoring 68 US24 Monitoring 69 Start-Up Characteristics 69 EHC 105 00 High Speed Counter Modul Description 71
Chapter 6 Part II	Assignment of Input Structure 60 Assignment of Output Structure 62 Monitoring and Start-Up 67 At a Glance 67 Monitoring Incoming Pulses. 68 Quantum System Bus Monitoring 68 US24 Monitoring 69 Start-Up Characteristics 69 EHC 105 00 High Speed Counter Modul Description 71 At a Glance 71
Chapter 6 Part II Chapter 7	Assignment of Input Structure
Chapter 6 Part II Chapter 7	Assignment of Input Structure
Chapter 6 Part II Chapter 7	Assignment of Input Structure
Chapter 6 Part II Chapter 7	Assignment of Input Structure 60 Assignment of Output Structure 62 Monitoring and Start-Up 67 At a Glance 67 Monitoring Incoming Pulses. 68 Quantum System Bus Monitoring 68 US24 Monitoring 69 Start-Up Characteristics 69 EHC 105 00 High Speed Counter Modul Description 71 At a Glance 71 EHC 105 00 High Speed Counter Modul Description 73 At a Glance 73 EHC 105 00 Hardware Overview 74 EHC 105 00 Hardware Specifics 76
Chapter 6 Part II Chapter 7	Assignment of Input Structure 60 Assignment of Output Structure 62 Monitoring and Start-Up 67 At a Glance 67 Monitoring Incoming Pulses. 68 Quantum System Bus Monitoring 68 US24 Monitoring 69 Start-Up Characteristics 69 EHC 105 00 High Speed Counter Modul Description 71 At a Glance 71 EHC 105 00 High Speed Counter Modul Description 73 At a Glance 73 EHC 105 00 Hardware Overview 74 EHC 105 00 Hardware Specifics 76 EHC 105 00 Hardware Continue 77
Chapter 6 Part II Chapter 7	Assignment of Input Structure 60 Assignment of Output Structure 62 Monitoring and Start-Up 67 At a Glance 67 Monitoring Incoming Pulses. 68 Quantum System Bus Monitoring 68 US24 Monitoring 69 Start-Up Characteristics. 69 EHC 105 00 High Speed Counter Modul 71 At a Glance 71 At a Glance 73 EHC 105 00 Hardware Overview. 74 EHC 105 00 Hardware Configuration 76 EHC 105 00 Hardware Configuration 76
Chapter 6 Part II Chapter 7	Assignment of Input Structure 60 Assignment of Output Structure 62 Monitoring and Start-Up 67 At a Glance 67 Monitoring Incoming Pulses. 68 Quantum System Bus Monitoring 68 US24 Monitoring 69 Start-Up Characteristics. 69 EHC 105 00 High Speed Counter Modul 71 At a Glance 71 At a Glance 73 At a Glance 73 At a Glance 73 EHC 105 00 High Speed Counter Modul Description 73 At a Glance 73 EHC 105 00 Hardware Overview. 74 EHC 105 00 Hardware Configuration 78 EHC 105 00 Hardware Configuration 78 LED Status Display 80
Chapter 6 Part II Chapter 7	Assignment of Input Structure 60 Assignment of Output Structure 62 Monitoring and Start-Up 67 At a Glance 67 Monitoring Incoming Pulses. 68 Quantum System Bus Monitoring 68 US24 Monitoring 69 Start-Up Characteristics. 69 EHC 105 00 High Speed Counter Modul 71 At a Glance 71 At a Glance 73 At a Glance 73 EHC 105 00 High Speed Counter Modul Description 73 At a Glance 73 EHC 105 00 High Speed Counter Modul Description 73 EHC 105 00 Hardware Overview. 74 EHC 105 00 Hardware Overview. 74 EHC 105 00 Hardware Configuration 78 LED Status Display 80 EHC 105 00 Hardware Wiring 82
Chapter 6 Part II Chapter 7	Assignment of Input Structure 60 Assignment of Output Structure 62 Monitoring and Start-Up 67 At a Glance 67 Monitoring Incoming Pulses. 68 Quantum System Bus Monitoring 68 US24 Monitoring 69 Start-Up Characteristics. 69 EHC 105 00 High Speed Counter Modul 71 At a Glance 71 At a Glance 73 At a Glance 73 EHC 105 00 High Speed Counter Modul Description 73 At a Glance 73 EHC 105 00 Hardware Overview. 74 EHC 105 00 Hardware Specifics 76 EHC 105 00 Hardware Specifics 76 EHC 105 00 Hardware Configuration 78 LED Status Display 80 EHC 105 00 Hardware Wiring 82 EHC 105 00 Hardware Technical Specifications 85

Part III	Configuration using Concept	87
Chapter 8	Prerequisites, Drop and Counter Characteristics Configuration At a Glance Hardware and Software Prerequisites. Configuration Steps. Configuration of Local Quantum Drop Configuration of Counter Characteristics and I/O Map Classification and Assignment of Derived Data Types	89 90 90 91 92 93
Chapter 9	Configuration Example 1 with Event Counter (Relative) At a Glance Configuration Order for Example Event Counter (Relative) Example Specifications for an Event Counter (Relative) Example Hardware Set up for an Event Counter (Relative) Example Block Diagram for an Event Counter (Relative) Example Software Settings Using Concept for an Event Counter (Relative) Configuration with the Help of Drop and I/O Configuration Screen for Example Event Counter (Relative) Start for Example Event Counter (Relative) Example Time Diagram for an Event Counter (Relative)	97 98 98 99 101 102 103 105 106
Chapter 10	Configuration Example 2 with Repetitive Counter 1 At a Glance	109 110 110 111 113 114 114 114 116 117
Chapter 11	Configuration Example 3 with Differential Counter 1 At a Glance	119 120 120 121 123 124 125 126

	Time Diagram for Example 3, Differential Counter
Chapter 12	Configuration Example 4 with Event Counter (Absolute) 129At a Glance129Configuration Order for Example Event Counter (Absolute)130Example Specifications for an Event Counter (Absolute)130Example Hardware Set up for an Event Counter (Absolute)131Example Block Diagram for an Event Counter (Absolute)133Example Software Settings Using Concept for an Event Counter (Absolute)134Configuration with the Help of Drop and I/O Configuration Screen for134
	Example Event Counter (Absolute) 134 Start for Example Event Counter (Absolute) 136 Example Time Diagram for an Event Counter (Absolute) 138
Index	

About the book



At a Glance

Document Scope	 This User Manual, including the EHC 105 module description to fast counter configuration. The operational characteristics of the EHC 105 The module configuration and parameterization The module description EHC 105 The configuration examples The EHC 105 derived data types 	, is to serve as an aid		
Validity Note	The primary basis of this documentation is the EHC 105 module HW index level 12.02 and firmware version 2.0.7. The corresponding configuration software is Concept >= Release 2.1 under Microsoft NT/98/2000 or Modsoft >= Release 2.4 under Microsoft Windows NT/95.			
Related Docu-				
ments	Title of Documentation	Reference Number		
	Modicon TSX Quantum Automation Series, Hardware Reference Guide	840 USE 100 00		
	Modicon TSX Quantum Automation Series, Hardware Reference Guide Modbus Plus Network, User's Manual	840 USE 100 00 890 USE 100 02		
	Modicon TSX Quantum Automation Series, Hardware Reference Guide Modbus Plus Network, User's Manual Modicon Modlink, User's Guide	840 USE 100 00 890 USE 100 02 GM-MLNK-001		
	Modicon TSX Quantum Automation Series, Hardware Reference Guide Modbus Plus Network, User's Manual Modicon Modlink, User's Guide Modicon IBM Host Based Devices, User's Guide	840 USE 100 00 890 USE 100 02 GM-MLNK-001 GM-HBDS-001		

About the book

User Comments

We welcome your comments about this document. You can reach us by e-mail at $\ensuremath{\mathsf{TECHCOMM}@}\xspace$ modicon.com

EHC 105 00 Functional Overview

At a Glance

Introduction

This part includes information about functionality of the High Speed Counter EH	С
105 00 module.	

What's in this part?

This Part contains the following Chapters:

Chapter	Chaptername	Page
1	EHC 105 00 Introduction	11
2	Structural Description of EHC 105 00	15
3	Operational Characteristics of EHC 105 00	21
4	EHC 105 00 Counter Types and their Operating Modes	35
5	State RAM I/O Structure	59
6	Monitoring and Start-Up	67

EHC 105 00 Functional Overview

EHC 105 00 Introduction

At a Glance

Introduction This chapter includes information about global functionality of the High Speed Counter EHC 105 00 module. What's in this Chapter? This Chapter contains the following Maps: Topic Page General User Characteristics for EHC 105 00 12 System Characteristics of EHC 105 00 12 Menu Selection of Terms 13

General User	Characteristics	for EHC 105 00	

User	Character-
istics	i

The user characteristics are presented below:

- The EHC 105 00 module is a high-speed counter module for the Modicon TSX Quantum controller.
- The EHC 105 00 includes 5 independent counters.
- Each counter can be operated with either 5 or 24 VDC pulse input signals.
- The counters can be operated in the following operating modes:
 - Event counter, 32-bit, with four distinct operating modes
 - Differential counter, 32-bit, with two distinct operating modes
 - Repetitive counter, 16-bit
 - Rate counter, 32-bit, with two distinct operating modes
- Counting frequencies of up to 100 kHz can be monitored, depending upon cable length, transmitter type and voltage refer to *EHC 105 00 Hardware Specifics, p.* 76.
- There are eight isolated, discrete inputs and eight isolated, discrete outputs (24 VDC level) available. These discrete I/Os can be assigned to the various signals of the individual counters.

System Characteristics of EHC 105 00

System Charac- teristics	 EHC 105 is characterized by the following features: The EHC 105 00 is used with Concept. Configuration information is transferred from the controller to the EHC 105 00 module only at controller start up or module hot swap. Data transfer of the set point and actual values is exchanged every scan cycle. The user program is processed in the controller. The EHC105 module functions asynchronously with the controller, allowing fast response and control.
	Note: Certain parameter defaults are assigned at module start-up, which among other things, assign specific functions to the discrete inputs (refer to <i>Overview of I/O Signals</i> , <i>p. 18</i>).

Menu Selection of Terms

Concept 2.0	The following terms of Concept Version 2.0 menus are: • Output switch-off • Preceded signal • Preceded set point • Final signal • Final signal value • Dynamic final signal • Clock watchdog time • Clock enable • Invert clock
Concept 2.1	 The following terms of Concept Version 2.1 menus are: Output switch-off Set point Output set point Final set point Final set point value Timed final set point Counter watchdog time Counter enable Input signal counts on Pos. Transition Neg. Transition

Configuration with Concept

For configuration, Concept offers five dialog screens.

EHC 105 00 Introduction

Structural Description of EHC 105 00

2

At a Glance

Introduction This chapter describes the hardware configuration and the structure of the EHC 105 00 module. What's in this Chapter ? This Chapter contains the following Maps: Topic Page Hardware Configuration of EHC 105 00 16 Block Diagram of a Counter Channel 16 Overview of I/O Signals 18

Hardware Configuration of EHC 105 00

Hardware Configuration The counter module can be mounted in:

- Local subrack
- RIO subrackDIO subrack

A typical hardware configuration is shown below.



State RAM Diagram

The counter module needs 13 OUT (4x...) and 12 IN registers for configuration. The state RAM diagram as used by the counter is shown in the figure below.



Block Diagram of a Counter Channel

Parts of a Counter Channel

- Each counter channel consists of the following parts:
- Discrete input signals
- Input logic
- Input functionalities
- Output functionalities
- Output signals



Meaning	of the	symbols	inside	the	graphic:	
---------	--------	---------	--------	-----	----------	--

Symbol	Meaning
*)	Configurable as either AND or OR. If the gate is not configured the output from this gate is TRUE.
**)	The counting pulse input voltage divider has been schematically simplified
o—	Discrete input signals
<u> </u>	Discete output signals
D —	State RAM
—a	Inversion
	Parameter from the Concept/Modsoft configuration dialog
P	Discrete IN/OUT assignments to the internal counter signals and possible I/O inversions (through a configuration dialog)

Overview of I/O Signals

Overview

Overview of I/O signals and parameters.

Signal	Description
IN1 8:	Discrete input signals which can be connected and individually invert- ed to the counter's control inputs.
24Cx/5Cx (x = 15):	Discrete inputs for 24/5 VDC counting pulses.
VAR:	Bit within an output register $(4x)$, which determines if the output set points will be relative or absolute to final set point value for all 5 counters.
EBUA:	Output register (4x) bit, which determines module switch-off behav- ior for all 5 counters when communication between the controller and EHC 105 00 is interrupted.
Operating modes 1B:	One of 11 possible operating modes that can be selected for each counter through a 4x register.
VRx (x = 15):	Bit within an output register (4x), which determines the counting direction.
LSx (x = 15):	Load/Start: Bit within an output register (4x), minimum pulse width: 3 ms.
BEAx (x = 15):	Output switch-off: Bit within an output register (4x). The pulse must be at least 3ms width.
STx (x = 15):	Counter restart: Bit within an output register (4x), minimum pulse width: 3 ms.
Counter enablex:	There are two different enable inputs for every counter:Software Counter enableHardware Counter enable
Counter watchdog timer:	This timer monitors incoming pulses.
VA1x (x = 15):	The first output set point.
VA1Ex (x = 15):	First set point: Bit within an input register (3x) to control the counter.
VA2x (x = 15):	Second output set point.
VA2Ex (x = 15):	Second set point: Bit within an input register (3x) to control the counter.
E/Sx (x = 15):	Final set point value: Output register (4x).
E/SEx (x = 15):	Final set point: Bit within an input register (3x).

840 USE 443 00 October 2000

Description of EHC 105 00 (Short)

Signal	Description
DE/SEx (x = 15):	Timed final set point: Settable through the Concept dialog screen.
Pulse width:	Defines the length of the timed final set point pulse. In operating mode A: Defines the time for all associated outputs.
OUT18:	Discrete output signals, which can be assigned and individually inverted to the counter output.

Description of EHC 105 00 (Short)

Operational Characteristics of EHC 105 00

At a Glance

	EHC 105 00 module.		
Vhat's in this	This Chapter contains the following Maps:		
hapter?	Торіс	Page	
	Discrete I/O Signals	22	
	Functional Counter Features	23	
	Start and Stop Counter Functionality	26	
	Start and Stop Priority Ranking of Signals	26	
	Start and Stop Time Diagram without Hardware Input Configuration	27	
	Start and Stop Time Diagram with Hardware Input Configuration	29	
	Counter Enabling and Monitoring	30	
	Output Set Point Mode	32	
	Set Points	32	

Discrete I/O Signals

IN1IN8	IN1 IN8 are discrete input signals which can be connected and individually inverted to the counter's control inputs		
Response Times	The response times (including firmware scans) are : • 10 ms for IN1IN6 • 5 ms for IN7 and IN8		
Rules	 The following rules apply to IN1IN8: Each INx signal may be selected several times. Every input may be assigned the load/start, restart, or forced output switch-off functions. Inputs can also be used as counter enable. However in this case the allocations are defined and may not be changed (IN1 is allocated counter 1, IN2 to counter 2, and so on.). Each discrete input can be inverted through the configuration dialogs. 		
Default	 The default for IN1IN8 is Not inverted. For default assignment refer to Start-Up Characteristics, p. 69. 		
24Cx/5Cx (x=15)	24Cx/5Cx (x = 15) are discrete inputs for 24/5 VDC counting pulses.		
Counting on Pos. or Neg. Transi-	Every counter has it's own counting pulse inputs. You have the following choice for configuration of the counter:		
tion	If Input Signal counts on:	Then the counter will count on the	
	Is not selected (Invert clock in Concept 2.0)	Neg. Transition	
	Is selected	Pos. Transition	
	The default is Neg. Transition .		
OUT1OUT8	UT1OUT8 OUT1 OUT8 are discrete output signals, which can be assigned and ind inverted to the counter outputs VA1E (set point 1), VA2E (set point 2), E/S set point), and DE/SE (timed final set point).		

Default

- The outputs OUT1...OUT8 are not inverted.
- The default assignment refer to Start-Up Characteristics, p. 69.

STOP	WARNING
	Risk of unpredictable process states
	Do not select the same output OUT1 OUT8 with more than one set point. Such double assignments lead to unpredictable process states, and are particularly difficult to diagnose.
	Failure to observe this precaution can result in severe injury or equipment damage.

Functional Counter Features

Overview	The possible settings relating to the functional features of the five counters in your EHC 105 are described in the following. The figure below illustrates the setting possibilities.	
Output Set Points	 For all five counters the bit VAR determines if the output set points will be relative or absolute to final set point value. VAR is a bit within an output register (4x). The signal signification of VAR is: VAR = 1: output set point is relative (to the final set point value). VAR = 0: output set point is absolute. 	
	Default setting for VAR before configuration is VAR = 0. See also <i>Output Set Point Mode, p. 32</i> .	
Module Switch- Off Behaviour	 The module switch-off behavior for all five counters when communication between the controller and EHC 105 00 is interrupted is determined by EBUA. EBUA is an output register (4x) bit. The signal signification of EBUA is: EBUA = 1: The current output state is retained. EBUA = 0: All used outputs are set to 0 level. 	
Operation Modes	The operation mode of each of the five counters is determined by the value of BA. BA is a 4x register, which can take one of 11 values (19, A, B), each representing a specific operation mode. For the meaning of the values 1 B refer to <i>Mode Num- ber of Counter Types, p. 39</i> . Before configuration, the default mode of all counters is equivalent to operating mode A. The modes named 0, C, D, E, F are equal to the mode A.	

840 USE 443 00 October 2000

Counting Direc- tion	 The individual counters can function as bidirectional counters, counting up or down. The counting direction of each counter is determined by VRx (x = 15). VRx (x = 15) is a bit within an output register (4x). The signal signification of VRx (x = 15) is: VRx = 0: Up-counter, starting with 0, stop at final value E/Sx. VRx = 1: Down-counter, starting at initial value E/Sx, stop at 0.
	Note: Do not change the value of the VRx bit during operation of the counter. If the value changes, the associated outputs of the counter will be switched off.
	Before configuration, the default value for VRx is VRx ($x = 15$) = 0.



Counter SettingsPossible counter settings determining the functional features of the five counters are
presented below:

840 USE 443 00 October 2000

Start and Stop Counter Functionality

Load / Start	Load/start, LSx (x = 15), is a bit within an output register (4x), minimum pulse width: 3 ms. For more information refer to <i>Start and Stop Time Diagram without Hardware Input Configuration, p. 27</i> and <i>Start and Stop Time Diagram with Hardware Input Configuration, p. 29</i> . Default value before configuration is LSx (x = 15) = 0.
Output Switch- Off	Output switch-off, BEAx (x = 15), is a bit within an output register (4x). The pulse must be at least 3 ms width. If BEAx = 1, it latches the current count in a buffer. While the counter continues to count, VA1Ex, VA2Ex and E/SEx are reset. This is also true for any assigned outputs OUTx. For more information refer to <i>Start and Stop Time Diagram without Hardware Input Configuration, p. 27</i> and <i>Start and Stop Time Diagram with Hardware Input Configuration, p. 29</i> Default value before configuration is BEAx (x = 15) = 0.
Restart	Counter restart, STx (x = 15), is a bit within an output register (4x), minimum pulse width: 3 ms. The STx signal releases the buffer and counter values of equal current value. For more information refer to <i>Start and Stop Time Diagram without Hardware Input Configuration, p. 27</i> and <i>Start and Stop Time Diagram with Hardware Input Configuration, p. 29</i> Default value before configuration is STx (x = 15) = 0.

Start and Stop Priority Ranking of Signals

Priority Ranking The priority of signals to start or stop a counter is as follows:

Priority	Function	Active for:	
1	Forced output switch-off	BEAx = 1 (state RAM) or One of the configured discrete inputs is 1.	
2	Load/Start counter	LSx = 1 (state RAM) and TRUE evaluation of the configured discrete inputs	
3	Restart counter	STx = 1 (state RAM) and TRUE evaluation of the configured discrete inputs	

Note: The user program commands are necessary for starting and restarting of the counting procedures. Setting of the corresponding discrete inputs is also required. When no discrete input is assigned to the commands through **Load/Start** and **Restart**, the counting procedure is initiated through the output status word (4x...) bits LSx respectively STx.

Start and Stop Time Diagram without Hardware Input Configuration

Time Diagram

The following time diagram shows the start and stop functionality without using the input signals load/start, restart, output switch-off and counter enable. Counter 1 is configured as event counter, parallel, absolute, output function non inverted and counting up.



```
Influence of LS1
```

With the rising edge from LS1, the actual counting value is set to 0. The outputs VA1E1, VA2E1 and E/SE1 are set to 1 for the operation mode 1 ... 5 and 8, 9 or to 0 for operation mode A and B.

840 USE 443 00 October 2000

Influence of BEA1 and ST1

If BEA1 = 1 the actual value will latch; the counting continues in an internal memory of the module.

If BEA1 = 0 the counting of the actual value continues with the current contents of the memory. Is there on ST1 a rising edge the outputs switch on depending on the actual value.

Note: Notice following notes:

- In mode 5, 8, 9 an 1 signal at BEA is setting the actual value to 0 or to final set point value, depending on up or down counting mode.
- The ST1 signal has no function in the modes 5, 8 and 9.





840 USE 443 00 October 2000

Influence of BEAx	 BEAx is always active with the high signal, it can not be inverted. An active BEAx signal set all inverted outputs to high signal. 	
Discrete I/O	 If the discrete outputs are inverted, the state from the signals VA1Ex, VA2Ex and E/SEx will not be inverted. If the discrete input is not inverted, the high signal is active. If discrete input is inverted, the low signal is active. 	
Output-Switch- Off	• The output switch-off discrete inputs have the same function as the BEAx bit.	
Further Signals	DE/SE pulse width can be specified in the Concept dialog screen.	

Counter Enabling and Monitoring

SW counter enable 1-5 The software switch enables the counter and is activated from the Concept configuration screen. In the screen select the option as follows:

Option	Meaning
Input x for counter enable: is selected	The (HW) counter enable is effective.
Input x for counter enable: is not selected	The counting pulse is always enabled.

The default is Input x for counter enable: is not selected .

Note: The pulse counting begins after the first complete pulse following the counter enable signal. Accordingly, after counting pulse disable, the next counting pulse will still be registered. As a result during each count cycle (enable / disable), one pulse will be missing.

HW counter en-Signal that enables the counter, if Input x for counter enable is selected. Input able 1-5 channels for this function are predefined: Input Counter IN1 1 IN2 2 : ÷ The signal signification for the (HW) counter enable is: Signal Meaning 1 Counter is enabled (input not inverted) 0 Counter is disabled (input not inverted) The default: Input (HW counter) is not selectable for counter enable. Note: The pulse counting begins after the first complete pulse following the counter enable signal. Accordingly, after counting pulse disable, the next counting pulse will still be registered. As a result during each count cycle (enable / disable), one pulse will be missing. **Counter Watch-**This timer monitors incoming pulses and can be enabled through the Concept dialog dog Timer screen: The parameter signification is: • Value 0: no monitoring • Values 1...255: (x 0.1) sec. The default is value 0.

Output Set Point Mode

Output Set Point	 There are two output set points per EHC module: The first output set point VA1x (x = 15) The second output set point VA2x (x = 15) 				
Output Cat Daint	The output set point is configured once for all module counters. All counters of one module operate in absolute or relative output set point mode. Value range of VA1x = $0(2 exp31)$ 1 The default is value 0.				
Output Set Point Modes	Signification and requirements of the output set points modes relative and absolute:				
	Output set point mode	Description	Requirement		
	Absolute	In this mode, the value entered in the Concept screen is the actual output set point.	E/Sx > VA2x >=VA1x >=0 E/Sx = final set point value		
	Relative	In this mode, the output set point is the difference between the entered value in the Concept screen and the final set	E/Sx > VA1x >=VA2x >=0 E/Sx = final set point value		

Set Points

Set Points

There are two set points per counter:

point value.

• VA2E (x = 1...5)

VA1Ex and VA2x are bits within an input register (3x..). They may be assigned to any of the discrete outputs OUT1...OUT8. Default: VA1Ex (x = 1...5) = 0 and VA1Ex (x = 1...5) = 0. For default assignments refer to *Start-Up Characteristics*, *p.* 69.

Final Set Point Value	The final set point value E/Sx ($x = 15$) is an output register (4x) in which the counter's final value (up counter) or initial value (down counter) is entered. A change of the final set point value has the following effects:				
	Mode Ef	ects			
	1, 2, 3, 4 A d if t	change of the final set point value will be excepted immediately (independent he counter is active or inactive). The actual value will not be influenced.			
	5 A ad	nange of the final set point value only takes effect if the BEA signal is set in ance.			
	8, 9 A ina tin	A change of this value has no effect, if the counter is active. If the counter is inactive a change of this value is excepted immediately. The actual value is setting to 0 or to final set point value, depending on up or down counting mode.			
	Value range: E/Sx (x = 15) = 0(2 exp31) -1 Default value: E/Sx (x = 15) = 0				
Final Set Point	The final set point E/SEx (x = 15) is a bit within an input register (3x). It may be assigned through the Concept dialog screen to any of the discrete outputs OUT1OUT8. Default value: E/SEx (x = 15) = 0. For default assignments refer to <i>Start-Up Characteristics, p. 69</i> .				
Timed Final Set Point	The timed final set point DE/SEx (x = 15) is settable through the Concept dialog screen. It can be assigned to any of the discrete outputs OUT1OUT8. Default value: DE/SEx (x = 15) = 0. Default assignement is: No assignement.				
Pulse Width	Pulse width defines the length of the timed final set point pulse. In addition, in oper- ating mode A, pulse width defines the time for all associated outputs. Significance of the pulse width value:				
	Pulse width va	ue Significance			
	0	Output for DE/SEx is disabled.			
	1255	x = 0.02 sec			
	Default: Pulse width = 0.				
	Note: If pulse	width = 0 in operating mode A there will be no outputs.			

EHC 105 00 Counter Types and their Operating Modes

4

At a Glance

Introduction	This chapter includes information about the different Counter types and their possible operating modes.					
What's in this Chapter?	This Chapte	This Chapter contains the following Sections:				
	Section	Торіс	Page			
	4.1	Overview of Counter Types and their Mode Numbers	37			
	4.2	Event Counter	40			
	4.3	Differential Counter	47			
	4.4	Repetitive Counter	52			
	4.5	Rate Counter	55			
4.1 Overview of Counter Types and their Mode Numbers

Overview		
Introduction	This section describes the counter types and the	eir mode numbers.
What's in this	This Section contains the following Maps:	
Section?	Торіс	Page
	Overview of Counter Types	38
	Mode Number of Counter Types	39

Overview of Counter Types

• • •	 The EHC 105 00 module can operate as the following counter types: Event counter (with and without fast final set point) Event counter with timed or latched outputs Differential counter (without fast final set point) Repetitive counter (with fast final set point) Rate counter 								
Counting up and Th down se	The selection of the various counter types takes place through the operating mode selections in state RAM. Every counter type can count up and down. Output set point mode can be set to be relative (to the Final Set Point Value) or absolute.								
Reason for Fo Switch-Off • •	Reason for Switch-OffFor an active counter, any of the following changes triggers an output switch • Change of operating mode • Change of counting direction • Change of switch-off behavior • Change of type of Set Point								
Note: A change of the operating mode accompanied by load/start is The setting of the load / start bit after changing the operation mode r in the next scan cycle.									
Discrete Output Th	The response times for discrete output signals:								
Signal Response	et Point	Discrete output signal response time							
W	/ithout fast final set point	Typically 3 ms							
W	With fast final set point Typically 0,5 ms								

Mode Number of Counter Types

Counter Operating Mode Number Counter operating and their mode number (hex).

Value (hex)	Meaning
1	Event counter with parallel Set Point activations.
2	Event counter with serial Set Point activations.
3	Differential counter with parallel Set Point activations (only applies to counters 1 and 3, the Set Point and actual values of counters 2 resp. 4 are inactive).
4	Differential counter with serial Set Point activations (only applies to counters 1 and 3, the Set Point and actual values of counters 2 resp. 4 are inactive).
5	Repetitive counter
6	Rate counter, gate time t = 100 ms
7	Rate counter, gate time t = 1 s
8	Event counter with parallel Set Point activations and fast Final Set Point.
9	Event counter with serial Set Point activations and fast Final Set Point.
A (default)	Event counter with timed "on" outputs, the pulse width setting holds for all employed outputs.
В	Event counter with latched Set Point outputs.
0, C, D, E, F	As operating mode A.

4.2 Event Counter

Overview

Introduction This section describes the operating modes of EHC 105 if it is working as an event counter. What's in this This Section contains the following Maps: Section? Торіс Page **Operating Modes** 41 Time Diagrams for Operating Modes 1 and 8 42 Time Diagram for Operating Modes 2 and 9 44 Time Diagram for Operating Mode A 45 Time Diagram for Operating Mode B 46

Characterization	The event counter is a gate-controlled, bidirectional counter with two or less set points, a final set point and a timed final set point.									
Operating Modes	The event counte	er has the following operating modes:								
	Operating Mode	Description								
	A	With adjustable "time on" outputs. The pulse width configuation applies the same value to all counter out- puts.								
	1	With parallel output set point activation.								
	2	With serial output set point activation.								
	8	With parallel output set point activation and fast final set point.								
	9	With serial output set point activation and fast final set point.								
	В	With latched set point activation.								
	Note: Outputs a	re at "0" signal on start.								

Time Diagrams for Operating Modes 1 and 8





Time Diagram for Operating Modes 2 and 9







DE/SE pulse width can be specified in the Concept dialog screen.

Note: The activation of the discrete outputs are different from the activation of the register bits.

Time Diagram for Operating Mode B



DE/SE pulse width can be specified in the Concept dialog screen.

Note: The activation of the discrete outputs are different from the activation of the register bits.

4.3 Differential Counter

Overview		
Introduction	This section describes the operating modes of EHC tial counter.	105 if it is working as a differen-
What's in this	This Section contains the following Maps:	
Section?	Торіс	Page
	Operating Modes	48
	Time Diagram for Operating Mode 3	49
	Time Diagram for Operating Mode 4	51

Operating Modes

Characterization	The differential co a final set point a counter channels The counting valu Counter 1 (clockw counter 3 (clockw Note: This config	ounter is a gate-controlled counter with up to two output set points, nd a timed final set point. A differential counter consists of two and measures the difference of each of their pulses. ue is determined from the difference of the two counters. vise) and 2 (counterclockwise) form a differential counter 1, while vise) and 4 (counterclockwise) form a differential counter 2.					
Operating Modes	The differential co	ounter has the following operating modes:					
	Operating Mode	Description					
	3	With parallel set point activation.					
	4	With serial set point activation.					
Configuration Note	Note: Outputs an Differential counter eters and values The configuration The parameter ch Invert counter Use input for	re at "0" signal on start. er configuration, control and evaluation is done through the param- of the first counter with the exception of the counter input. for the respective second counter must be performed separately. noices (from the Concept dialog screen) are: r input / input signal counts on counter enable / input for counter enable					
	Note: A fast final set point cannot be set for differential counters. If a counter is disabled, counter time monitoring is suspended.						
Value Range	 The value ranges are as follows: Set Point values: 0(2 exp 30) -1. Actual values: -(2 exp 30)(2 exp 30) -1. 						
	Note: The value range allows the differential counter to be used also for continuous monitoring.						



Time Diagram for Operating Mode 3

EHC 105 00 Counter Types and their Operating Modes



This differential counter with parallel set point cutoffs is a typical time diagram that does not take into account the following signals:

- BEAx: Further information see Start and Stop Counter Functionality , p. 26
- STx: Further information see Start and Stop Counter Functionality , p. 26



Time Diagram for Operating Mode 4

4.4 Repetitive Counter

Overview Introduction This section describes the operating modes of EHC 105 if it is working as a repetitive counter. What's in this Section contains the following Maps: This Section contains the following Maps: Topic Page Operating Mode 5 53 Time Diagram for Operating Mode 5 54

Operating Mod	e 5							
Characterization	 The repetitive counter is an up / down counter with up to two output set points, a fast final set point, which acts as a third set point and a timed final set point. As a repetitive counter, every time the final set point value is reached, the following restrictions apply: E/Sx values are limited to the value ranges 0(2 exp 16) -1. The final set point value cannot be changed when the counter is active. BEA must be set in advance. The final set point value must be equal or greather than 2. 							
Operating Mode	The repetitive counter has the following operating mode:							
	Operating Mode	Description						
	5 With serial output activation.							
Synchronisation	This enable / disable co event. The next counting pulse setting the actual value counting mode.	unter input is usable for synchronisation with an external after an edge 0->1 at the enable / disable counter input is to 0 or to final setpoint value, dependent from up or down						

Time Diagram for Operating Mode 5



- BEAx: Further information see Start and Stop Counter Functionality , p. 26
- STx has no effect in this operating mode.

4.5 Rate Counter

Overview		
Introduction	This section describes the operating modes of EHC 10 counter.	05 if it is working as a rate
What's in this	This Section contains the following Maps:	
Section?	Торіс	Page
	Operating Modes	56

Operating Modes

Characterization	The rate counter counts the number of pulses per unit time. A unit time is specified with the choice of the operating modes 6 or 7. The read value is then saved as the actual value. The determined actual value thus represents the pulse count per unit time, and can be used to determine velocities, flow rates, or even revolutions. Inputs and outputs are not processed in this counter type. The watchdog timer function is not supported.						
Operating Mode	The rate counter has the follow	ing operating mode:					
	Operating Mode	Description					
	6	The gate time t amounts to 100 ms.					
	7	The gate time t amounts to 1 ms.					

Time Diagram for Operating Modes 6 and 7



Further Signals DE/SE pulse width can be specified in the Concept dialog screen. This repetetive counter is a typical time diagram that does not take into account the following signals: BEAx: Further information see *Start and Stop Counter Functionality , p. 26*

• STx has no effect in this operating mode.

5	

At a Glance

Introduction This part includes information about the assignment between counter signals and state RAM references (3x... and 4x...). What's in this Chapter ? This Chapter contains the following Maps: Topic Page Assignment of Input Structure 60 Assignment of Output Structure 62

Assignment of Input Structure

Assignment

State RAM input structure (EHC 105 00 -> CPU), word addressing:

3x Registers	Relative Ad- dress		Content
3x	000		Input status word 1
3x+1	001		Input status word 2
3x+2	002	Low word	Counter 1
3x+3		High word	Actual value
3x+4	004	Low word	Counter 2
3x+5		High word	Actual value
3x+6	006	Low word	Counter 3
3x+7		High word	Actual value
3x+8	008	Low word	Counter 4
3x+9		High Word	Actual value
3x+10	010	Low word	Counter 5
3x+11		High word	Actual value

Note: Notice the following:

- Quantum local drop: The relative address relates to the Concept configuration **In Ref** address, refer to *Configuration Steps, p. 90*.
- In Concept, the actual counter values are shown as decimal values (signed 32bit).

	Input Status Word 1 3x																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	MSB															LSB	
	Inpu	t Sta	tus \	Nord	2												
	3x+1																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	MSB			1							1	1				LSB	
					I	nput	Stat	us V	/ord	1: 3>	(+ 0	In	put	Statu	ıs W	ord 2	: 3x+1
Bit	addre	ess			Ś	Signa	l na	me				S	ignal	l nan	ne		
15 ((MSB))			-	-											
14					-	-											
13					-												
12					E	E/SE5						V	VA2E5				
11					E	E/SE4						V	VA2E4				
10					E	E/SE3						V	VA2E3				
9					E	E/SE2						V	VA2E2				
8					E	E/SE1						V	VA2E1				
7					ι	US24											
6					S	SC											
5					I	INDICATE											
4				E	ERR5						V	VA1E5					
3				E	ERR4						V	VA1E4					
2					E	ERR3						V	A1E3	3			
1					E	ERR2					V	VA1E2					
0 (L	SB)				E	ERR1						V	VA1E1				
MS	B = m	ost s	ignifi	cant	bit; L	SB =	e leas	st sig	nifica	ant bi	t						

Input status word 1 and 2 and their signal names:

Input Status Word

Input Signal Explanations

Input status word signal explanations:

Signal	Value	Meaning
Input Status	s Word	1
ERRx	1	Error in counter x (specified by indicate; thus bit 5 in status word 1)
INDICATE	0	Counter overflow (actual value > 2 exp (31)-1)
1		Counting pulse error (counter timeout value expired)
SC	1	Discrete output short circuit or overload
US24	1	External power failure (discrete outputs)
E/SEx	1	Final set point signal on counter x is 1 signal
Input Status	s Word :	2
VA1Ex	1	First set point signal on counter x is a 1 signal
VA2Ex	1	Second set point signal on counter x is a 1 signal

Note: Output inversions (E/SEx, VA1Ex, VA2Ex) are not used on the corresponding bits in status words 1 and 2.

Assignment of Output Structure

Assignment

State RAM ouput structure (CPU -> EHC 105 00), word addressing:

4x Regis- ter	Rela- tive Ad- dress		Cont	ent
4x	000			Output control word 1
4x+1	001			Output control word 2
4x+2	002			Output control word 3
			Counter 1	
4x+3	003	Low word	Stop value	for VR1 = 0, final set point value E/S1
4x+4		High word	Initial value	for VR1 = 1, final set point value E/S1
			Counter 2	
4x+5	005	Low word	Stop value	for $VR2 = 0$, final set point value E/S2
4x+6		High word	Initial value	for VR2 = 1, final set point value E/S2
			Counter 3	
4x+7	007	Low word	Stop value	for VR3 = 0, final set point value E/S3
4x+8		High word	Initial value	for VR3 = 1, final set point value E/S3

4x Regis- ter	Rela- tive Ad- dress	Content					
			Counter 4				
4x+9	009	Low word	Stop value	for VR4 = 0, final set point value E/S4			
4x+10		High word	Initial value	for VR4 = 1, final set point value E/S4			
			Counter 5				
4x+11	011	Low word	Stop value	for VR5 = 0, final set point value $E/S5$			
4x+12		High word	Initial value	for VR5 = 1, final set point value E/S5			

Note: Quantum local drop: The relative address relates to the Concept configuration **Out Ref** address, refer to *Configuration Steps, p. 90*.

Output Control Word Output control words 1, 2 and 3 and their signal names:



	Outp 4x	out C	ontr	ol W	ord 1												
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	MSB															LSB	
	Outp	out C	ontr	ol W	ord 2	2											
	4x+1																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	MSB															LSB	I
	Outp	out C	ontr	ol W	ord 3	;											
	4x+2	2															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	MSB															LSB	
			(Outp	ut co	ontro	l wo	rd	Outp	out co	ontro	ol wo	rd	Out	put c	ontr	ol word
1: 4x + 0						2: 4x+1					3: 4x+2						
Bit a	Bit address			Signal name													
11	VK1					PEA2					VR5	<u> </u>					
10	ST1				ST3					STS							
9	3			511 1 S1				153					1 85				
7			LSI				LO3					Counter 4 operating					
6	r 3					mode					mode						
5	5 EBUA					See following table					See following table						
4			1	/AR	-												
3									VR2					VR4			
2									BEA2					BEA4			
1			F	Q					ST2				ST4				
0 (LS	B)		(ב					LS2					LS4			
MSB	= mo	st sig	gnific	ant b	it; LS	SB =	east	sign	ifican	t bit							

Output Signal Explanations

Signal	Value (hex)	Meaning
Counter x	1	Event counter with parallel set point activations.
operating	2	Event counter with serial set point activations.
mode	3	Differential counter with parallel set point activations (only applies to counters 1 and 3, the set points and actual values of counters 2 respectively 4 are inactive).
	4	Differential counter with serial set point activations (only applies to counters 1 and 3, the set point and actual values of counters 2 respectively 4 are inactive).
	5	Repetitive counter
	6	Rate counter, gate time t = 100 ms
	7	Rate counter, gate time t = 1 s
	8	Event counter with parallel set point activations and fast final set point.
	9	Event counter with serial set point activations and fast final set point.
	A (default)	Event counter with timed "on" outputs, the pulse width setting holds for all employed outputs.
	В	Event counter with latched set point outputs.
	0, C, D, E, F	As operating modes A.
VRx	0	Counter x counts up
	1	Counter x counts down
BEAx	1	Counter x Output switch-off
STx	1	Counter x restart (controlled by rising edge)
LSx	1	Counter x load/start (controlled by rising edge)
EBUA	1	Outputs retain their current state on communication errors.
	0	Outputs go to 0 signal on communication errors.
VAR	1	Output set points (values) are relative for all counters.
	0	Output set points (values) are absolute for all counters.
Q	1	Acknowledgement for all counter channels after an output short circuit fault signal (SC). The red LED (F) extinguishes.
FQ	1	Acknowledgement after counter errors (ERR1ERR5 and Indi- cate). The red LED (F) extinguishes. If several errors are present, they must be acknowledged individually one after the other. Counter overflow only can be acknowledged after LS was active.

CAUTION

Risk of brusque operating changes

If the counter's operating mode, counting direction, switchoff behaviour or type of set point are changed while the output signals are active, the output will be deactivated and the new changes will take effect.

Failure to observe this precaution can result in injury or equipment damage.

Monitoring and Start-Up

U

At a Glance

Introduction	This chapter includes information about monitoring module.	and start up of the EHC 105 00					
What's in this	This Chapter contains the following Maps:						
Chapter?	Торіс	Page					
	Monitoring Incoming Pulses	68					
	Quantum System Bus Monitoring	68					
	US24 Monitoring	69					
	Start-Up Characteristics	69					

Monitoring and Start-Up

Monitoring Incoming Pulses

Input Monitoring Function	The EHC 105 00 can monitor the presence or absence of incoming pulses. If a pulse is not detected at the respective input of a running counter within the de- clared timeout interval, then the transmitter error flag (indicate) is changed to 1 and the corresponding error bit (ERR) is on, triggering a forced output switchoff and F- LED is on.					
	Note: In operating modes 6 and 7 count pulse monitoring is not supported. Refer to <i>Operating Modes, p. 48.</i>					
Monitoring Re- quirements	To activate signal monitoring, it is necessary to state a value between 1 and 255 in the Concept dialog screen for Counter Watchdog Time . This fixes the counter's watchdog timers within the limits from 100 ms to 25.5 s. Counting pulse monitoring for the respective counter occurs when the counting pulse is enabled and the counter is running. The prerequisite is the specification of a watchdog time.					
Overflow Notifi-	Overflow notifica	tion:				
cation	Mode	Description				
	Up counting	The counter overflow is detected at an actual value of $> 2 \exp (31)1$.				
	Down counting The counter overflow is detected at an actual value of > 2exp (31)					
	Note: For furthe <i>tion, p.</i> 73.	r Intormation see EHC 105 00 High Speed Counter Modul Descrip-				

Quantum System Bus Monitoring

Monitoring Func-	A "system active" signal is activated on the Quantum system bus. If the CPU fails,
tion	all outputs are set accordingly and the green ACTIVE status LED turns off.

Output Behavior The status of the outputs in the event of a communication failure between the controller and the EHC 105 00 can be selected through the EBUA output register bit (4x...).

Signal	Meaning
1	The current output state is retained.
0	All employed outputs are set to 0 level.

US24 Monitoring

Monitoring Func- tion	Monitoring Function:						
	the external 24VDC power supply fails during operation,	 the green P-LED turns off and is shown in the module status byte, and the red F-LED turns on. 					
	the power returns,	 the P-LED turns on, and the F-LED turns off.					

Output Behavior The discrete output (OUT1...OUT8) status displays (1 to 8) turn off; independent of the defined output logic (positive or negative). An output switchoff is not triggered for a running counter.

Start-Up Characteristics

Start-Up	Stage	Description
	1	All actual values are cleared to 0.
	2	Outputs are deactivated (that is $VA1E = VA2E = E/SE = 0$).
	3	 The counters are defaulted to: upevent counters, absolute output set point values (VAR = 0) and outputs in operating mode A (timed control mode).
	4	Outputs are set to 0 (EBUA = 0) on controller communications failure with the EHC105.
	5	By default, all counters are enabled.

Monitoring and Start-Up

Assignments for Discrete I/O

Start-up assignment for discrete I/O

Counter Input/Output	Discrete Signal	Pin Assignments
Counter 1		
LS1 (Load and Start)	IN1	21
ST1 (Restart)	IN1	21
BEA1 (Output switch-off)	IN6	26
Counting Pulse 1	5C1/24C1	1/11
VA2E1	OUT6	36
E/SE1	OUT1	31
Counter 2		
LS2 (Load and Start)	IN2	22
ST2 (Restart)	IN2	22
Counting Pulse 2	5C2/24C2	3/13
E/SE2	OUT2	32
Counter 3		
LS3 (Load and Start)	IN3	23
ST3 (Restart)	IN3	23
BEA3	IN7	27
Counting Pulse 3	5C3/24C3	5/15
VA2E3	OUT7	37
E/SE3	OUT3	33
Counter 4		
LS4 (Load and Start)	IN4	24
ST4 (Restart)	IN4	24
Counting Pulse 4	5C4/24C4	7/17
E/SE4	OUT4	34
Counter 5		
LS5 (Load and Start)	IN5	25
ST5 (Restart)	IN5	25
Counting Pulse 5	5C5/24C5	9/19
BEA5	IN8	28
VA2E5	OUT8	38
E/SE5	OUT5	35

EHC 105 00 High Speed Counter Modul Description

	_	
_	_	

At a Glance

Introduction	This part in EHC 105 00	This part includes the module description about the High Speed Counter EHC 105 00.			
What's in this part?	This Part contains the following Chapters:				
	Chapter	Chaptername	Page		
	7	EHC 105 00 High Speed Counter Modul Description	73		
7

At a Glance

Introduction

This chapter includes information about the module description for EHC 105.

What's in this Chapter?

This Chapter contains the following Maps:

Торіс	Page
EHC 105 00 Hardware Overview	74
EHC 105 00 Hardware Specifics	76
EHC 105 00 Hardware Configuration	78
LED Status Display	80
EHC 105 00 Hardware Wiring	82
EHC 105 00 Hardware Technical Specifications	85



EHC 105 00 Hardware Overview

4

5

6

7

8

I/O Block

Terminal Block

Label Inlay (Inner Side) I/O Block Cover

Standard-Size Module (Housing)

Parts

HW Overview	 The EHC 105 00 module is a highspeed counter with the following features: Counted value processing for five pulse generators (counter inputs isolated from one another): 5 VDC, fmax = 100 kHz for cable lengths of up to 100 m 24 VDC, fmax = 20 kHz for cable lengths of up to 100 m 8 isolated inputs and outputs with LED status display Short circuitproof output Backplane provides the internal 5 VDC supply Configuration assignment is made by the CPU
Functionality Overview	 Five equivalent, independently usable counters with the following functions are utilized: 32bit event counter with 6 modes Event counter with parallel set point output activation Event counter with parallel set point output activation and fast Final Set Point Event counter with serial set point activation and fast final set point Event counter with serial set point activation and fast final set point Event counter with serial set point output activation Event counter with imed set point output activation Event counter with latched set point output activation S2bit differential counter (2 configurable counter pairs) with 2 modes Differential counter with parallel set point output activation Differential counter with parallel set point output activation Bit repetitive counter 32bit (velocity counter, rate counter) with 2 modes Rate counter with 100ms gate time Rate counter with 1s gate time Note: For the operating mode assignments to their mode identifiers, refer to <i>Mode Number of Counter Types, p. 39.</i>

EHC 105 00 Hardware Specifics

Cable Specifics

The cable specifics are as follows:

- Shielded, twisted pair cable is to be utilized for pulse generator connection to the counter inputs.
 - JELiYCY 2 X 2 X 0.5 (Order no.: 424 234 035)
 - JELiYCY 5 X 2 X 0.5 (Order no.: 424 238 059)
- The shield should have a short connection (< 20 cm) with ground at one cable end.
- Be sure not to install the cabling together with power lines or other similar sources of electrical disturbance. Clearance > 0.5 m.
- Input connecting cables, bulk:
 - JELiYCY 2 X 2 X 0.5 twisted pair, (Order no.: 424 234 035).
 - JELiYCY 5 X 2 X 0.5 twisted pair, (Order no.: 424 238 059).

Note: Pay attention to cable length dependencies upon transmitter frequencies and output type.

Maximum Cut-Off Frequencies

Transmitter Output	Circuit Diagram	Transmitter Output Lev- el(VDC)	Cable Length (m)	Max. Transmit- ter Frequence (KHz)
Push-Pull Driver	Push-pull (24)	24 24 24	30 100 300	35 20 10
NPN Driver (open collector)	NPN (24)	24 24 24	30 100 300	35 20 10
NPN Driver (open collector)	NPN (5)	5 5	30 300	100 100
SN 75 178 line driver	SN 75 178 (5)	5 5	30 300	100 100

EHC 105 00 Hardware Configuration

Voltage Supply The EHC 105 00 module is supplied by the Quantum bus with VCC = 5 VDC. The isolated I/O and the counter inputs are an exception. They receive the working voltage US24 = 24 VDC provided by an external power supply. The green P-LED lights when US24 is present.

In addition, if the 24 VDC is not present, status bit 7 is set and the FLED turns on. If the 24 VDC is present again, status bit 7 is reset and the FLED turns off.

Note: The alternatively available 5 VDC counter inputs may also be used.

Hot Swap As for all Quantum modules, you can remove and insert the module during bus operation. However, module reconfiguration is required.

Counter Inputs The counter inputs are isolated from one another and from the discrete I/O. Each counter input is present in two variations, whereby 5C1...5C5 are for 5 VDC signals and 24C1...24C5 for 24 VDC signals.

All input signals are displayed by green LEDs. (Refer to LED Status Display, p. 80).

		WARNING	
		Risk of hardware configuration failure	
	STOP	Only transmitters with 5 VDC output signals may be connected to 5C15C5. From each counter input only one connection (either 5 VDC or 24 VDC) may be utilized.	
		Failure to observe this precaution can result in severe injury or equipment damage.	
Counter Input Example	 There is exactly one reference potential per counter input (M11M15): 5 VDC transmitter on counter 4: using terminals 5C4 and M14 		
-	• 24 VD0	C transmitter on counter 4: using terminals 24C4 and M14	
Conter Enable To every of (gate fund separately The input able. The		counter a hardwarerelated input (IN1IN5) is assigned as counter enable tion). Whether the input is to be used as counter enable can be selected i for each counter channel through the configuration dialogs of Concept. may be used for other functions, should it not be allocated as counter encounter input is then always enabled.	

Discrete Inputs	 The module is equipped with five counter and eight discrete inputs, each of which can be assigned different functions. Discrete inputs are isolated from the back plane. All input signals are displayed by green LEDs. (Refer to <i>LED Status Display, p. 80</i>). The discrete inputs can be assigned the following functions: Counter enable (gate function) Counter load/start (outputs set) Output switchoff trigger (resets outputs VA1Ex, VA2Ex and E/SEx) Input signal states can be inverted
	 Note: Notice following: The load/start respectively restart functions are combined by a logical AND with the LSx respectively STx state RAM bits. If no hardware input is utilized for load/store respectively restart, then the AND condition is met, if the bit in state RAM is set. In the event counter modes (operating modes 1 and 2) and differential counter mode (operating modes 3 and 4), the restart command is only possible after an output switchoff (BEAx). The restart command is not possible in the repetitive counter (mode 5), velocity counter (modes 6 and 7), and event counter with fast output switchoff (modes 8 and 9) operating modes. The functions can be chosen in the Concept I/O mapping list with the Params button.
Discrete Outputs	 The module has eight discrete outputs. All outputs are short circuit proof and overloadproof (Imax = 500 mA), and have potential isolation with respect to the inputs and back plane (I/O bus). To the outputs the following functions can be assigned: First set point (timed for mode A) Second set point (timed for mode A) Final set point (timed for mode A) Module outputs assigned to the final set point of those operating modes making use of the fast final set point: typically 3 ms without fast final set point: typically 0.5 ms Timed final set point (with choice of pulse width) Output signal states can be inverted
	Params button.

Short Circuit	Short circuit of one or more outputs leads to a fault message (the red F-LED lights). As soon as the short circuit has been neutralized, the outputs can be returned to normal operation per collective reset signal Q.
Power-Up	At powerup (back plane 5 VDC) all discrete outputs are inactive. On master station failure all outputs are deactivated. (The outputs go to 0 with positive logic and 1 with negative logic).
Jumpers	The module is delivered without jumpers. The module's contact strips are only used for test purposes.

LED Status Display

Status Display Front View LED status display front view (LED numbering):



Explanation of the LED status display:

LED	Color	Description
R	green	READY - module is ready (firmware initialization has been completed).
Р	green	POWER - the US24 working voltage is present.
ACTIVE	green	The PLC communication becomes active.
1 to 8	green	Display the signal states of the discrete inputs IN1IN8.
1 to 8	green	Display the signal states of the discrete outputs OUT1OUT8.
C1 to C5	green	Light with the clock frequency applied to clock-inputs 5C1 respectively 24C1 to 5C5 respectively 24C5.

Fault Display

The red F-LED (F = fault) lights on the following faults:

- 24 VDC supply voltage (US24) not present
- Short circuit on one of the OUTn outputs
- Pulse monitoring has tripped (indicate bit = 1 and ERRx = 1)
- Counter overflow (indicate bit = 0 and ERRx = 1)

EHC 105 00 Hardware Wiring





Discrete Inputs and Outputs



Wiring diagram for discrete inputs and outputs.

EHC 105 00 Hardware Technical Specifications

General

General technical specifications are as follows:

- 5 counter inputs
- 8 discrete inputs
- 8 digital outputs 12 words IN
- 13 words OUT
- LED display:

LED	Color	Description
ACTIVE	-	-
F	-	-
R	green	Modul is ready
1 8 (left)	green	Discrete inputs (IN1 IN8)
C1 C5	green	Counter inputs (C1 C5)
1 8 (right)	green	Discrete outputs (OUT1 OUT8)
Р	green	Power on

Counter Inputs

Counter input specifications

Counter Inputs	5V	24V
Count frequency (100KHz)	@5 VDC, further information see EHC 105 00 Hardware Specif- ics, p. 76.	
Count frequency (20KHz)	@5 VDC, further information see EHC 105 00 Hardware Specif- ics, p. 76.	@24 VDC, further information see EHC 105 00 Hardware Spe- cifics, p. 76
Count to output asser- tion delay (Max)	3ms	3ms
Input voltage	OFF state (VDC) :1,0 +1,15 ON state (VDC): 3,1 5,5	OFF state (VDC): -3,0 +5,0 ON state (VDC):15,0 30,0
Input current	8 mA for 3,1VDC	7 mA for 24 VDC
Duty cycle	1:1	1:1
Data formats	16 bit counter: 65.535 Decimal 32 bit counter: 2.147.483.647 Decimal	16 bit counter: 65.535 decimal 32 bit counter: 2.147.483.647 decimal
Delay time (typical)	t = 0,002 ms	t = 0,002 ms

Discrete Inputs

Discrete input specifications 24 VDC

Discrete Inputs	24V
VREF supply +24VDC	Off State (VDC): -3,0 +5,0
	ON State (VDC):15,0 30,0
Delay time (typical)	
IN1 IN6	ton = 2,2 ms, toff = 1 ms
IN7, IN8	ton = 0,006 ms, toff = 0,3 ms
Input current (typical)	5 mA

Discrete Outputs Discrete output specifications

Discrete Outputs	24V
Switch ON	20 30 VDC
Switch OFF	0 VDC (ground reference)
Max load current (each output)	0,5 A
Output off state Leackage	0,1 mA max @ 30 VDC
Output on state voltage drop	1,5 VDC @ 0,5 A

Miscellaneous

Different specifications

Miscellaneous	
Isolation (channel to	500 VAC rms for 1 minute
bus)	
Fault detection	Loss of output field power, output short circuit
Power dissipation	Maximum 6W
Bus current required	250 mA
External 24 VDC power	19,2 30 VDC, 24 VDC nominal, 60 mA reqired plus the load cur-
supply	rent for each output.
External fusing	User discretion
Compatibility	Programming software and Quantum controllers: see Hardware
	and Software Prerequisites, p. 90.

Note: The 5Cx and 24Cx counter inputs may be used alternatively.

Configuration using Concept



At a Glance

Introduction

This part includes information about the configuration of EHC 105 00 with examples.

What's in this part?

This Part contains the following Chapters:

Chapter	Chaptername	Page
8	Prerequisites, Drop and Counter Characteristics Configuration	89
9	Configuration Example 1 with Event Counter (Relative)	97
10	Configuration Example 2 with Repetitive Counter	109
11	Configuration Example 3 with Differential Counter	119
12	Configuration Example 4 with Event Counter (Absolute)	129

Configuration using Concept

Prerequisites, Drop and Counter Characteristics Configuration

8

At a Glance

This part includes information about start of installation and configuration of different Introduction counter types with examples. What's in this This Chapter contains the following Maps: Chapter? Topic Page Hardware and Software Prerequisites 90 **Configuration Steps** 90 Configuration of Local Quantum Drop 91 Configuration of Counter Characteristics and I/O Map 92 Classification and Assignment of Derived Data Types 93

Hardware and Software Prerequisites

Prerequisites

- Hardware and software prerequisites are as follows:
- PC for Concept
- Software package: Concept Version 2.0
- CPU EXEC Version 2.0
- Quantum System with any CPU refer to the Quantum Reference Guide (840 USE 100 00)

Note: Notice the following:

- This module is also supported with Concept 1.13, but version 2.0 or greater is recommended.
- The screens, described in this document are made with version 2.0 or higher.

Configuration Steps

Introduction	The step mation is	s necessary for configuration are presented here. Where additional infor- necessary, references to the corresponding documentation is made.			
Steps for Config-	Following steps are necessary:				
uration	Step	Description			
	1	Configure your controller in accordance with your requirements, also with respect to the EHC 105 00, as described in the Quantum Hardware Reference Guide (840 USE 100 00). Details for connecting signal transmitters to the EHC 105 00 can be found within the EHC 105 00 High Speed Counter Modul Description, p. 73.			
	2	Plan and carry out the module cabling in accordance with the module details (that is cable routing, shielding and so on).			
	3	Log your terminal assignment plan on the label inlay inside the module I/O block cover.			

Configuration of Local Quantum Drop

Drop Configuratic

Configuration using Concept (Slot and I/O Map)

on		ſ

Lokal Qu	uantum Drop						\times
– Drop –			N	/lodule —			
Modules: Bits In: Bits Out: Status Ta	5 <u>A</u> S 224 240 ble:	CII Port: none	▼ E	Bits In: Bits Out:	192 208		Params
Prev	Next	Clear		Delete	0	Cute	Copy Paste
Slot	Module	Detected	In Ref	In End	Out Ref	Out End	Description
1	CPS 214 00						DC Summable PS 24V 10A
2	CPU x13 0x						CPU 1xMb+
3	DDI 353 00		100001	100032			DC Input 24V 4x8
4	DDO 353 00				000001	000032	DC Output 24V 4x8
5							
6							
7							
8	EHC 105 00		300001	300012	400001	400013	High Speed Counter 5 Ch
9							
10							▼
•							
	ОК	C	ancel		Н	elp	D Polli

Terminology

Drop editor terminology explanations:

Term	Meaning
Clear	Configuration deletion for all slot resident modules
Delete	Deletion of the selected module
Params	Starts the configuration dialog (see following screen)
Slot	Selects the slot for module entry
Module	Starts the module configuration dialog
Detected	Modules recognized on-line
In Ref	State RAM initial address (for input)
In End	State RAM calculated end address (for input)
Out Ref	State RAM initial address (for output)
Out End	State RAM calculated end address (for output)
Description	Short module description
ОК	Accepts all inputs

Configuration of Counter Characteristics and I/O Map

Characteristics Configuration For Counter 1 the following EHC 105 00 settings are selected with the Concept dialog screen:

140 EHC 105 00	\times
Invert Control Inputs	
□ No. 1 □ No. 2 □ No. 3 □ No. 4 □ No. 5	□ No. 6 □ No. 7 □ No. 8
Counter	
Counter: 1	Outputs
Count Input Signal on Negative Transition	Set Point 1 Linked to
Use Input 1 Counter Enable	Output No: 1 🔻 🗆 Invert
Counter 1 Watchdog Timer (x 0.1s): 0	
Output Set Points	Set Point 2 Linked to
Set Point 1: 11 Set Point 2: 5	Output No: 2
	Final Set Point Linked to
Inputs	Output No: 3 🔻 🗆 Invert
Logic Function to Start/Restart Counter:	
	Timed Final Set Point Linked to
	Output No: 4
Freeze Counter's Register, Switch Outputs Off	
Input D: 8 V Input E: - V Input F: - V	Pulse Width (x 0.02 s): 20
OK	Help

Terminology

Quantum I/O map editor terminology explanations:

Term	Meaning
Invert Control Inputs	Select inversion of all discrete inputs (IN1IN8).
Counter	Selection of the individual counters.
Count Input Signal on Negative Transition	Select inversion of the counter inputs.
Use Input No. 1 for Counter Enable	Select Input 1 to enable counter.
Counter 1 Watchdog Time (x 0.1s):	Counter Watchdog time setting in 0.1s steps, 0 disables counting pulse monitoring.
Output Set Points•.[Text:Field]2 - Relative	If relative Output Set Point mode is selected, output Set Point Values are relative to the Final Set Point Value. Requirement for that: E/S > VA1 >= VA2 >= 0.
-Absolute	If absolute Output Set Point mode is selected, this value is absolute. Requirements for that: $E/S > VA2 >= VA1 >= 0$.

Prerequisites and Configuration

Term	Meaning
Logic Function to Start/ Restart Counter	Logic function among inputs to Load / Start or Restart the counter.
Input A:, B:, C:	Assignment of up to 3 process inputs for load/start and restart func- tion control.
Switch Outputs Off	Assignment of up to 3 process inputs (D:, E:, F:) to Output Switch-Off.
Set Point 1 linked to	Assignment (and optional inversion) of a discrete output to the first set-point.
Set Point 2 linked to	Assignment (and optional inversion) of a discrete output to the sec- ond set-point.
Final Set point	Assignment (and optional inversion) of a discrete output to the final set-point.
Timed Final Set Point	Assignment (and optional inversion) of a discrete output to the timed final set-point.
Pulse Width (x 0.02s):	Setting of the Timed Final Set Point pulse width (0255). 0 disables the output.

Classification and Assignment of Derived Data Types

Introduction Derived data types simplify access to the EHC 105 00's input and output signals. The EHC 105 00 is mapped to word registers. The derived data type structures provided are composed of bytes and double words (WORD 32). Should you wish to have access to individual bits, the corresponding bytes must first be converted to bit strings.

Classification

The following derived data types are available for the EHC 105 00:

Derived Data Types	Valid for:	Memory Utilization
EHC105_IN	EHC 105 00 input data	12 input words
EHC105_OUT	EHC 105 00 output data	13 output words

Prerequisites and Configuration

Input Assignement

The assignment between EHC 105 00 data elements and Type and function for input data is as follows:

Element	Data Type	Function
error	BYTE	Error flag status byte
		Bit 0 = 1: Counter 1 error (ERR1)
		Bit 1 = 1: Counter 2 error (ERR2)
		Bit 2 = 1: Counter 3 error (ERR3)
		Bit 3 = 1: Counter 4 error (ERR4)
		Bit 4 = 1: Counter 5 error (ERR5)
		Bit 5 = 1: Clock error, Bit 5 = 0: Counter overflow
		Bit 6 = 1: Output short circuit
		Bit 7 = 1: External power failure
Final	BYTE	Switch-off signals status byte
		Bit 0 = 1: Counter 1 Final Set Point (E/SE1)
		Bit 1 = 1: Counter 2 Final Set Point (E/SE2)
		Bit 2 = 1: Counter 3 Final Set Point (E/SE3)
		Bit 3 = 1: Counter 4 Final Set Point (E/SE4)
		Bit 4 = 1: Counter 5 Final Set Point (E/SE5)
Set Point 1	ВҮТЕ	Switch-off signals status byte
		Bit 0 = 1: Counter 1 1st Set Point (VA1E1)
		Bit 1 = 1: Counter 2 1st Set Point (VA1E2)
		Bit 2 = 1: Counter 3 1st Set Point (VA1E3)
		Bit 3 = 1: Counter 4 1st Set Point (VA1E4)
		Bit 4 = 1: Counter 5 1st Set Point (VA1E5)
Set Point 2	BYTE	Switch-off signals status byte
		Bit 0 = 1: Counter 1 2nd Set Point (VA2E1)
		Bit 1 = 1: Counter 2 2nd Set Point (VA2E2)
		Bit 2 = 1: Counter 3 2nd Set Point (VA2E3)
		Bit 3 = 1: Counter 4 2nd Set Point (VA2E4)
		Bit 4 = 1: Counter 5 2nd Set Point (VA2E5)

Prerequisites and Configuration

Element	Data Type	Function
actual	AR-	Actual Values
	RAY[15]	1st WORD 32: Counter 1 Actual Value 1
	UF WORD32	2nd WORD 32: Counter 2 Actual Value 2
	WORDOZ	3rd WORD 32: Counter 3 Actual Value 3
		4th WORD 32: Counter 4 Actual Value 4
		5th WORD 32: Counter 5 Actual Value 5
Note: Further information see State RAM I/O Structure , p. 59.		

Output Assignment The assignment between EHC 105 00 data elements and type and function for output data is as follows:

Element	Data Type	Function
Quit	BYTE	Counter acknoledgement
		Bit 0 = 1: Output short circuit acknowledgement (Q)
		Bit 1 = 1: Acknowledgement for under voltage and counter errors (FQ).
		Bit 2 = Don't care.
		Bit 3 = Don't care.
		Bit 4 = 1: Setpoint cutoff in relative mode, otherwise absolute (VAR).
		Bit $5 = 1$: All output states retained on failure (EBUA).
		Bit 6 = Don't care.
		Bit 7 = Don't care.
Control	Array[15]	Counter characteristics
	of Byte	BYTE 1 to 5: Control bytes counters 1 5
		Bit 0 = 1: Load/start (LSx)
		Bit 1 = 1: Restart (STx)
		Bit 2 = 1: Output switchoff (BEAx)
		Bit 3 = 0: Upcounter, Bit 3 = 1: Downcounter (VRx
		Bits 47: Counter operation mode

Prerequisites and Configuration

Element	Data Type	Function	
Final	Array[15]	Final Set Point Value	
	of Word32	1st Word32: Counter 1 Final Set Point (E/S1)	
		2nd Word32: Counter 2 Final Set Point (E/S2)	
		3rd Word32: Counter 3 Final Set Point (E/S3)	
		4th Word32: Counter 4 Final Set Point (E/S4)	
		5th Word32: Counter 5 Final Set Point (E/S5)	

Configuration Example 1 with Event Counter (Relative)

9

At a Glance

Introduction

What's in this

Chapter?

The following configuration example is valid for the following counter:

- Event counter, counting up
- Parallel output activation
- Counter 1 in mode 1

This Chapter contains the following Maps:

Торіс	Page
Configuration Order for Example Event Counter (Relative)	98
Example Specifications for an Event Counter (Relative)	98
Example Hardware Set up for an Event Counter (Relative)	99
Example Block Diagram for an Event Counter (Relative)	101
Example Software Settings Using Concept for an Event Counter (Relative)	102
Configuration with the Help of Drop and I/O Configuration Screen for Example Event Counter (Relative)	103
Start for Example Event Counter (Relative)	105
Example Time Diagram for an Event Counter (Relative)	106

Configuration Order for Example Event Counter (Relative)

Configuration Order

The order of configurations is as follow:

- 1. Specifications
- 2. Hardware setup
- 3. Block Diagram for counter
- 4. Software settings using Concept
- 5. Start counter
- 6. Time diagram

Example Specifications for an Event Counter (Relative)

Output Specifi-
cationsThis application describes using the counter as an event counter 1 in operating
mode 1, counting up to 30 counts.
See the following specification for counter 1:

Setpoint (SP)	Linked Outputs	Active Level	Values
FSP (E/SE1)	03	1 -> 0	30 counts (E/S1)
1SP (VA1E1)	01	1 -> 0	11 counts (VA11)
2SP VA2E1)	02	1 -> 0	5 counts (VA21)
TFSP (DE/SE1)	04	0 -> 1 (400 ms)	

Note: The values for set points are relative mode.

Input / Other Specifications Further specifications:

- Input pulse is 24 V, not inverted.
- A field signal is connected to input 8 and forces output switchoff.
- Input 1 is selected to enable the counter.
- The OR logic for the inputs sets the counter.
- Watchdog timer is shut off.
- IN6 is used to load / start, restart counter.
- If communication is lost, the counter outputs will be set to 0.

Example Hardware Set up for an Event Counter (Relative)

Installation Procedure

For installation follow the st	eps:

Step	Action
1	Install the EHC 105 00 module into the local backplane's slot 8 and secure it.
2	Install the module terminal strip.
3	Connect an external 24 VDC supply voltage (+ pin 40/ pin 39).
4	Connect the Pulse input signal to pin 11 (24VDC).
5	Complete the module wiring (see next figure).

Example 1: Event Counter (Relative)

Wiring

Wiring for Event Counter:





Example Block Diagram for an Event Counter (Relative)

 CAUTION

 Risk of configuration failure

 Do not use outputs OUT1...OUT4 with other counters; such multiple usage is prohibited.

 Failure to observe this precaution can result in injury or equipment damage.

Example Software Settings Using Concept for an Event Counter (Relative)

Drop Configuration Configuration of module into slot 8 and I/O-Map:

Lokal Quantum Drop							
C Drop							
Modules: Bits In: Bits Out: Status Ta	5 <u>A</u> S 224 240 able:	▼ E	Bits In: Bits Out:	192 208		Params	
Prev	Next	Clear		Delete	(Cute	Copy Paste
Slot	Module	Detected	In Ref	In End	Out Ref	Out End	Description
1	CPS 214 00						DC Summable PS 24V 10A
2	CPU x13 0x						CPU 1xMb+
3	DDI 353 00		100001	100032			DC Input 24V 4x8
4	DDO 353 00				000001	000032	DC Output 24V 4x8
5							
6							
7							
8	EHC 105 00		300100	300111	400100	400112	High Speed Counter 5 Ch
9							
10							•
	ОК	C	Cancel		Н	elp	Poll

140 EHC 105 00					
No. 1 No. 2	No. 3 No. 4	↓ □No. 5	🗌 No. 6	🗌 No. 7	□No. 8
Counter Counter: 1 Count Input Signal on New Suse Input 1 Counter Ena Counter 1 Watchdog Timer Output Set Points Set Point 1: 11 Inputs Counter Starts or Restarts Logic Function to Start/Re Input A: 6 ▼ Inpu Freeze Counter's Register Input D: 8 ▼ Inpu	y gative Transition able (x 0.1s): 0 Set Point 2: [start Counter: tt B: - ▼ Inp c, Switch Outputs O tt E: - ▼ Inp	5 OR ▼ ut C: - ▼ ff ut F: - ▼	Outputs – Set Point Output N Set Point Output N Final Set Output N Timed Fir Output N Pulse W	1 Linked to lo: 1 ▼ 2 Linked to lo: 2 ▼ Point Linked to lo: 3 ▼ nal Set Point I lo: 4 ▼	☐ Invert ☐ Invert to _ Invert _ Invert _ Invert] □ Invert] □ 20
ОК		Cancel			Help

I/O Configuration I/O configuration and counter 2 characteristics.

Configuration with the Help of Drop and I/O Configuration Screen for Example Event Counter (Relative)

Preconditions

Stop the controller before configuring the module.

Configuration

Use the following selections to configure the counter specifications within the screens above.:

Item	Screen Selection				
Counter properties					
Counting pulse 1 with falling edge:	On Negative Transition				
Counter Watchdog Time (x0,1s) = 0	Value 0 is selected				
Counter enable assignment to IN1:	Input No.1 for counter enable is selected				
	(cross).				
Load/start or restart and output switchoff assignments:					
Logic Between Start Inputs: OR.	OR is selected.				
Enter IN6 as load/start or restart input, no inver-	IN6 for Input A: is selected. No cross at				
sion.	Invert Control Inputs No.6.				

Example 1: Event Counter (Relative)

Item	Screen Selection		
Enter IN8 as output switchoff, no inversion.	IN8 for Input D: is selected. No cross at Invert Control Inputs No.8.		
Output assignments, features			
Link Set Point 1 to OUT1 , no inversion.	Out 1 is selected for Set Point 1. (Multiple usage is prohibited !!) No cross at Invert .		
Link Set Point 2 to OUT2 , no inversion.	Out 2 is selected for Set Point 2. (Multiple usage is prohibited !!) No cross at Invert .		
Link Final Set Point to OUT3, no inversion.	Out 3 is selected for Final Set Point. (Mul- tiple usage is prohibited !!) No cross at In- vert .		
Link Timed Final Set Point to OUT4, no inversion.	Out 4 is selected for Timed Final Set Point. (Multiple usage is prohibited !!) No cross at Invert .		
Timed Final Set Point Pulse Width = 400ms.	Value = 20 is entered for Pulse Width (x 0,02).		
Specify Set Point Values	·		
Set Point 1 value: 11	Value = 11 is entered.		
Set Point 2 value: 5	Value = 5 is entered.		
Specify Final Set Point Value; select the 4x reg	gister (see I/O Configuration, p. 103).		
Enter the Final Set Point Value (E/S1=30) as 32bit value (with user program):	E/S1: 400103 = 30 LD (see Assignment of Output Structure , p. 62).		
Specify counter characteristics:	+		
Parallel Event Counter =0001, Counting up =0000, relative Set Point =0001 (user program)	Register 400100 = 1010hex (see Assignment of Output Structure , p. 62).		

Start for Example Event Counter (Relative)

Starti Coun	Starting the Start the controller, then follow the steps on the module data reference screen: Counter Start the controller, then follow the steps on the module data reference screen:						
Step	Step Function Activity		Effect				
1	Load/start counter	 Activate (High) discrete Input 6 (pin 26). Enter LS1 bit in 400100 register (D8 = 1 respectively 1110 hex) (with user program), (see output structure in Assignment of Output Structure, p. 62). 	The outputs switch to 1 signal and the counter's actual value is set to 0: • 300101 register: • VA1E1(D0) = OUT1 = 1 • VA2E1(D8) = OUT2 = 1 • 300100 register: • E/SE1(D8) = OUT3 = 1 • 300102 register: • counter's actual value = 0				
2	Enabling Counter 1	Activate (High) discrete Input IN1 (pin 21, counter enable).	 Counter 1 counts the pulses at counter input 1: At actual value 19 = 30-11 OUT1 switches off. At actual value 25 = 305 OUT2 switches off. At actual value 30 OUT3 switches off. The Timed Final Set Point output OUT4 switches on for 400 ms. 				

If the counter has not reached the final set point value, the outputs OUT1 .. OUT4 can be switched off:

- with an external 1 signal connected to input IN8 or
- through the 400100 register BEA1 bit (with D10 = 1 respectively 1410 hex, since the operating mode must be retained).

In this case all outputs and the input status word bits (300100 register (D8), 300101register (D0 and D8)) switches to 0 signal. See also *Start and Stop Time Diagram without Hardware Input Configuration, p.* 27.

Restart

Switch Off

Out1...Out4

Note: You can restart only after output switchoff (BEA). See also *Start and Stop Time Diagram without Hardware Input Configuration, p.* 27.

In this example a restart is possible under the following conditions:

- The final set point value (example value = 30) has not been reached.
- 1 signal is activated at input IN6.
- A rising edge at the 400100 register ST1 bit (D9, respectively 1210 hex) is entered.

Example 1: Event Counter (Relative)

Load/Start When the counter is reset the counting value is set to 0 and the outputs become active again.

Example Time Diagram for an Event Counter (Relative)

Introduction When the counter is reset the counting value is set to 0 and the outputs become active again.

Time Diagram Event counter with parallel output activation (up):



Note: Notice following:

- DE/SE1 pulse width can be specified in the Concept dialog screen.
- If pulses continue to appear at counter input 1 after reaching the final set point value (30), the pulses will also be counted and displayed as the current actual value in the 300102- register as a 32-bit value.
- When the counter is reset (load/start) the counting value is set to 0 and the outputs become active again.
- If the counter's operating mode, counting direction, switch-off behavior, or type of set point are changed while the counter's output signals are active, the output will be deactivated and the new changes will take effect.

Example 1: Event Counter (Relative)
Configuration Example 2 with Repetitive Counter

10

At a Glance

Introduction

Chapter?

The following configuration example is valid for the following counter:

- Repetitive counter, counting up
- Serial set point output activation ٠
- Counter 2 in mode 5

What's in this This Chapter contains the following Maps:

Торіс	Page
Configuration Order for Example Repetitive Counter	110
Example Specifications for a Repetitive Counter	110
Example Hardware Setup for a Repetitive Counter	111
Example Block Diagram for a Repetitive Counter	113
Example Software Settings Using Concept for a Repetitive Counter	114
Configuration with the Help of Drop and I/O Configuration Screen for Example Repetitive Counter	114
Start for Example Repetitive Counter	116
Time Diagram for Example 2, Repetitive Counter	117

Configuration Order for Example Repetitive Counter

Configuration Order

For this example the configuration order is as follow:

- Specifications
- Hardware setup .
- Block Diagram for counter •
- Software settings using Concept •
- Start counter
- Time diagram

Example Specifications for a Repetitive Counter

Output Specifi-This application describes using the counter as a repetitive counter 2 in operating cations mode 5, counting up to 30 counts.

See the following specification for counter 2:

Setpoint (SP)	Linked Outputs	Active Level	Values
FSP (E/SE2)	03	1 -> 0	30 counts (E/S2)
1SP (VA1E2)	01	1 -> 0	11 counts (VA12)
2SP VA2E2)	02	1 -> 0	5 counts (VA22)
TFSP (DE/SE2)	04	0 -> 1 (400 ms)	

Note: The values for set points are relative mode.

Input / Other Specifications Further specifications:

- Input pulse is 24 V, not inverted.
 - A field signal is connected to input 8 and forces output switchoff. .
 - Input 2 is selected to enable the counter. .
 - The OR logic for the inputs sets the counter. ٠
 - Watchdog timer is shut off. •
 - IN2 is used to load / start, restart counter. •
 - If communication is lost, the counter outputs will be set to 0.

Example Hardware Setup for a Repetitive Counter

Installation Procedure

For installa	ation follow the steps:
A (• •

Step	Action
1	Install the EHC 105 00 module into the local backplane's slot 8 and secure it.
2	Install the module terminal strip
3	Connect an external 24 VDC supply voltage (+ pin 40/ pin 39).
4	Connect the pulse input signal to pin 13 (24VDC).
5	Complete the module wiring (see following figure).

Example 2: Repetitive Counter

Wiring

Wiring for repetitive counter:





Example Block Diagram for a Repetitive Counter

Example Software Settings Using Concept for a Repetitive Counter

Drop Configuration

For the configuration of the module into slot 8 and I/O-Map see *Example Software Settings Using Concept for an Event Counter (Relative), p. 102.*

I/O Configuration Screen

I/O configuration and counter 2 characteristics.

140 EHC 105 00	
Invert Control Inputs Inputs <th>□No. 6 □No. 7 □No. 8</th>	□No. 6 □No. 7 □No. 8
Counter 2 ▼ □ Count Input Signal on Negative Transition □ Use Input 2 Counter Enable □ Output Set Input 2 Counter Enable 0 ○ Output Set Points 0 ○ Output Set Points 0 ○ Output Set Point 1: 11 ○ Set Point 1: 11 ○ Counter Starts or Restarts 0 □ Logic Function to Start/Restart Counter: 0R □ Input A: 2 □ Input B: □ Freeze Counter's Register, Switch Outputs Off □ □ Input D: 8 ■ Input E: □	Outputs Set Point 1 Linked to Output No: 1 Set Point 2 Linked to Output No: 2 Final Set Point Linked to Output No: 3 Timed Final Set Point Linked to Output No: 4 Value Invert Pulse Width (x 0.02 s): 20
OK	Help

Configuration with the Help of Drop and I/O Configuration Screen for Example Repetitive Counter

Preconditions	Stop the controller before configuring the module.				
Configuration Points	Use the following selections to configure the counter specifications within the screens above:				
	Item Selections				
	Counter properties				
	Counting pulse 2 with falling edge:	On Negative Transition			
	Counter Watchdog Time (x0,1s) = 0	Value 0 is selected			

Example 2: Repetitive Counter

Item	Selections
Counter enable assignment to IN2:	Input No.2 for counter enable is selected (cross).
Load/start or restart and output switchoff ass	ignments:
Logic Between Start Inputs: OR.	OR is selected.
Enter IN2 as load/start or restart input, no inversion.	IN2 for Input A: is selected. No cross at Invert Control Inputs No.6.
Enter IN8 as output switchoff, no inversion.	IN8 for Input D: is selected. No cross at Invert Control Inputs No.8.
Output assignments, features	
Linke Set Point 1 to OUT1 , no inversion.	Out 1 is selected for Set Point 1. (Multiple usage is prohibited !!) No cross at Invert .
Linke Set Point 2 to OUT2 , no inversion.	Out 2 is selected for Set Point 2. (Multiple usage is prohibited !!) No cross at Invert .
Linke Final Set Point to OUT3, no inversion.	Out 3 is selected for Final Set Point. (Mul- tiple usage is prohibited !!) No cross at In- vert.
Linke Timed Final Set Point to OUT4, no inversion.	Out 4 is selected for Timed Final Set Point. (Multiple usage is prohibited !!) No cross at Invert .
Timed Final Set Point Pulse Width = 400ms.	Value = 20 is entered for pulse width (x 0,02).
Specify Set Point Values	
Set Point 1 value: 11	Value = 11 is entered.
Set Point 2 value: 5	Value = 5 is entered.
Specify Final Set Point Value; select the 4x reg ware Settings Using Concept for a Repetitive Co	ister (see I/O map screen in <i>Example Soft-</i> <i>unter, p. 114</i>).
Enter the Final Set Point Value (E/S2=30) as 32bit value (with user program):	E/S2: 400105 = 30 LD (See output specifications in <i>Example Specifications for a Repetitive Counter, p. 110</i>).
Specify counter characteristics:	
Repetitive Counter =0101, Counting up =0000, relative Set Point =0001 (with user program)	Register 400101 = 0050hex (See output specifications in <i>Example Specifications for a Repetitive Counter, p. 110</i>). Register 400100 = 0010hex(relative).

Start for Example Repetitive Counter

Starting the Counter	Start the Step	controller, then follow the steps on the module data reference screen: Action		
	1	Activate (High) discrete Input 2 (pin 22).		
	2	Enter LS2 bit in 400101 register (D0 = 1 respectively 0051 hex) (with user pro- gram), (See output specifications in <i>Example Specifications for a Repetitive</i> <i>Counter, p. 110</i>).		
	 The outputs switch to 1 signal and the counter's actual value is set to 0: 300101 register: VA1E2(D1 = OUT1 = 1 signal VA2E2(D9) = OUT2 = 1 signal 300100 register: E/SE2(D9) = OUT3 = 0" signal 300104 register: counter's actual value = 0 			
	Note: T assigne	he counter input is inherently enabled, as there has been no discrete input d.		
	Counter • At act • At act • At act • The T • The c • The c	2 counts the pulses at counter input 2: cual value 19 = 30-11 OUT1 switches off and the OUT2 switches on. cual value 25 = 305 OUT2 switches off and the OUT3 switches on. cual value 30 OUT3 switches off and OUT1 switches on. Timed Final Set Point output OUT4 switches on for 400 ms. ounters actual value is set to 0. ounting procedure repeats.		
Switch Off Out1Out4	The outp • with a • throug the op	buts OUT1 OUT4 can be switched off: an external 1 signal connected to input IN8 or gh the 400101 register BEA2 bit (with D2 = 1 respectively 0054 hex, since berating mode must be retained).		
	300100r Start and	egister (D9), 300100-register (D1 and D9)) switches to 0 signal. See also d Stop Time Diagram without Hardware Input Configuration, p. 27.		

Restart In this example a restart is not possible. There is no signification for following conditions: • 1 signal is activated at input IN2.

- A rising edge at the 400101 register ST2 bit (D1) is entered.

Time Diagram for Example 2, Repetitive Counter



• If the counter's operating mode, counting direction, switch-off behavior, or type of Set Point are changed while the counter's output signals are active, the output will be deactivated and the new changes will take effect.

Example 2: Repetitive Counter

Configuration Example 3 with Differential Counter

11

Page

120

120

At a Glance

Introduction

The following configuration example is valid for the following counter:

- Differential counter, counting down
- Parallel set point output activation
- Counter 3 in mode 3

 What's in this
Chapter?
 This Chapter contains the following Maps:

 Topic
 Configuration Order for Example Differential Counter

 Example Specifications for a Differential Counter
 Example Hardware Setup for a Differential Counter

Example Hardware Setup for a Differential Counter	121
Example Block Diagram for a Differential Counter	123
Example Software Settings Using Concept for a Differential Counter	124
Configuration with the Help of Drop and I/O Configuration Screen for Examp Differential Counter	le 125
Start for Example 3, Differential Counter	126
Time Diagram for Example 3, Differential Counter	127

Configuration Order for Example Differential Counter

Configuration Order

For this example the configuration order is as follows:

- Specifications
- Hardware setup
- Block Diagram for counter
- Software settings using Concept
- Start counter
- Time diagram

Example Specifications for a Differential Counter

Output Specifi-
cationsThis application describes using counter 3 and 4 as a differential counter with paral-
lel set point output activation, counting down from 30 to 0.
See the following specification for counter 3:

Setpoint (SP)	Linked Outputs	Active Level	Values
FSP (E/SE3)	03	1 -> 0	30 counts (E/S3)
1SP (VA1E3)	01	1 -> 0	11 counts (VA13)
2SP VA2E3)	02	1 -> 0	5 counts (VA23)
TFSP (DE/SE3)	04	0 -> 1 (400 ms)	

Note:

- The values for set points are relative mode.
- For this application the FSP is the starting value for the down counter.
- The differential counter consists of counter 3 and 4. For this application, counter 3 is the master and its configuration also applies to counter 4. The input and output asignements, watchdog time and the set point values for counter 4 were ignored.

Input / Other	Further specifications:
Specifications	 Input Pulse is 24 V, not inverted.
	• There is no configuration from the forced output switch-off logic to a discrete In-
	put.
	 No counter enable comes from discrete input IN3.
	 The OR logic for the inputs sets the counter.
	Watchdog timer is shut off.

- There is no input selected using load / start or restart counter.
- If communication is lost, the counter outputs will be set to 0.

Note: For counter 4, only the selections **Invert Counter** and **Input No. 4 for Counter Enable** are usable. All other assignments are ignored.

Example Hardware Setup for a Differential Counter

Installation Pro-

For installation follow the steps:

cedure

⊦or	instal	lation	follow	the	steps:	

Step	Action
1	Install the EHC 105 00 module into the local backplane's slot 8 and secure it.
2	Install the module terminal strip
3	Connect an external 24 VDC supply voltage (+ pin 40/ pin 39).
4	Connect two counter pulses to pin 15 and 17 (24VDC).
5	Complete the module wiring (see following figure).



Example 3: Differential Counter

Wiring

Wiring for differential counter:

Example Block Diagram for a Differential Counter



Example 3: Differential Counter

CAUTION

Risk of configuration failure Do not use outputs OUT1...OUT4 with other counters; such multiple usage is prohibited.

Failure to observe this precaution can result in injury or equipment damage.

Example Software Settings Using Concept for a Differential Counter

Drop Configuration For the configuration of the module into slot 8 and I/O-Map see *Example Software Settings Using Concept for an Event Counter (Relative), p. 102.*

I/O Configuration Screen for I/O configuration and counter 3 characteristics.

140 EHC 105 00	
Invert Control Inputs	□No. 6 □No. 7 □No. 8
Counter Counter: 3 ▼ Counter: 3 ▼ Count Input Signal on Negative Transition Use Input 3 Counter Enable Counter 1 Watchdog Timer (x 0.1s): 0 Output Set Points Set Point 1: 11 Set Point 2: 5 Inputs Counter Starts or Restarts Logic Function to Start/Restart Counter: OR ▼ Input A: - ▼ Input B: - ▼ Input C: - ▼ Freeze Counter's Register, Switch Outputs Off Input D: - ▼ Input E: - ▼ Input F: - ▼	Outputs Set Point 1 Linked to Output No: 1 Set Point 2 Linked to Output No: 2 Final Set Point Linked to Output No: 3 Timed Final Set Point Linked to Output No: 3 Timed Final Set Point Linked to Output No: 4 Pulse Width (x 0.02 s): 20
OK Cancel	Help

Configuration with the Help of Drop and I/O Configuration Screen for Example Differential Counter

Preconditions	Stop the controller before configuring the module. Use the following selections to configure the counter specifications within the screens above:		
Configuration Points			
	Item	Selections	
	Counter proberties		
	Counting pulse 3 with falling edge:	On Negative Transition	
	Counter Watchdog Time (x0,1s) = 0	Value 0 is selected.	
	No counter enable assignment:	No counter enable is selected (no cross).	
	Load/start or restart and output switchoff ass	ignments:	
	Logic Between Start Inputs: OR.	OR is selected.	
	No input as load/start or restart input.	No INx for Input A is selected.	
	No input as output switchoff	No INx for Input D is selected.	
	Output assignments, features		
	Linke Set Point 1 to OUT1 , no inversion.	Out 1 is selected for Set Point 1. (Multiple usage is prohibited !!) No cross at InvertInvert.	
	Linke Set Point 2 to OUT2 , no inversion.	Out 2 is selected for Set Point 2. (Multiple usage is prohibited !!) No cross at Invert.	
	Linke Final Set Point to OUT3, no inversion.	Out 3 is selected for Final Set Point. (Mul- tiple usage is prohibited !!)No cross at In- vert.	
	Linke Timed Final Set Point to OUT4, no inversion.	Out 4 is selected for Timed Final Set Point. (Multiple usage is prohibited !!) No cross at Invert.	
	Timed Final Set Point Pulse Width = 400ms.	Value = 20 is entered for Pulse Width (x 0,02).	
	Specify Set Point Values		
	Set Point 1 value: 11	Value = 11 is entered.	
	Set Point 2 value: 5	Value = 5 is entered.	
	Specify Final Set Point Value; select the 4x register (see <i>Example Software Settings Using Concept for an Event Counter (Relative), p. 102</i>).		

Example 3: Differential Counter

Item	Selections		
Enter the Final Set Point Value (E/S3=30) as 32bit value (with user program):	E/S3: 400107 = 30 LD (See output specification in <i>Example Specifications for a Differential Counter, p. 120</i>).		
Specify counter characteristics:			
Parallel Different Counter =0011, Counting down =1000, relative Set Point =0001 (with user program)	Register 400101 = 38 00hex (See output specification in <i>Example Specifications for a Differential Counter, p. 120.</i>		

Start for Example 3, Differential Counter

Counter Steps and Effects

Start the controller and enter LS3 bit in 400101 register (D8 = 1 respectively 3900 hex) (with user program), see output specifications in *Example Specifications for a Differential Counter, p. 120.*

The following effects are appear:

Effect	Description
1	This enables the differential counter.
2	 The outputs switch to 1 signal and the counter's actual value is set to 30: 300101 register: VA1E3(D2 = OUT1 = 1 signal VA2E3(D10) = OUT2 = 1 signal 300100 register: E/SE3(D10) = OUT3 = 1 signal 300106 register: counter's actual value = 30
3	 The pulses for counter 3 counts up and the pulses for counter 4 counts down (Counter pulse input 3 / 4): At actual difference value 11 OUT1 switches off. At actual difference value 5 OUT2 switches off. At actual difference value 0 OUT3 switches off. The Timed Final Set Point output OUT4 switches on for 400 ms.

Switch Off Out1...Out4

If the counter has not reached the final set point value, the outputs OUT1 ... OUT4 can be switched off with an 1 signal in the 400101 register BEA3 bit (with D10=1 respectively 3C00hex, since the operating mode must be retained. In this case all outputs and the input status word bits 300100-register (D10), 300101-

register (D2 and D10) switches to 0 signal. See also *Start and Stop Time Diagram* without Hardware Input Configuration, p. 27.

Example 3: Differential Counter

Time Diagram for Example 3, Differential Counter

Note:

- DE/SE2 pulse width can be specified in the Concept dialog screen.
 The output set points are relative to terminal value E/S2 = 30.
 If the counter's operating mode, counting direction, switch-off behavior, or type of set point are changed while the counter's output signals are active, the output will be deactivated and the new changes will take effect.

Configuration Example 4 with Event Counter (Absolute)

12

At a Glance

Introduction

Chapter?

The following configuration example is valid for the following counter:

- Event counter, counting up
- Timed set point output activation
- Counter 4 in mode A

What's in this This Chapter contains the following Maps:

Торіс	Page
Configuration Order for Example Event Counter (Absolute)	130
Example Specifications for an Event Counter (Absolute)	130
Example Hardware Set up for an Event Counter (Absolute)	131
Example Block Diagram for an Event Counter (Absolute)	133
Example Software Settings Using Concept for an Event Counter (Absolute)	134
Configuration with the Help of Drop and I/O Configuration Screen for Example Event Counter (Absolute)	134
Start for Example Event Counter (Absolute)	136
Example Time Diagram for an Event Counter (Absolute)	138

Configuration Order for Example Event Counter (Absolute)

Configuration Order

For this example the configuration order is as follows:

- Specifications
- Hardware setup .
- Block Diagram for counter •
- Software settings using Concept •
- Start counter •
- Time diagram

Example Specifications for an Event Counter (Absolute)

Output Specifi-This application describes using the counter 4 as an event counter with timed set cations point output activation, counting up to 30 counts. Specification for counter 4:

Setpoint (SP)	Linked Outputs	Active Level	Values
FSP (E/SE4)	03	1 -> 0 (s sec)	30 counts (E/S4)
1SP (VA1E4)	01	1 -> 0 (s sec)	11 counts (VA14)
2SP VA2E4)	02	1 -> 0 (s sec)	5 counts (VA24)
TFSP (DE/SE4)	04	0 -> 1 (s sec)	

Note: The values for set points are to configure in absolute mode.

Input / Other Specifications Further specifications:

- Input pulse is 24 V, not inverted. A field signal is connected to input 8 and forces output switchoff. .
- IN4 is selected to enable the counter. .
- The OR logic for the inputs sets the counter. ٠
- Watchdog timer is shut off. .
- IN7 is used to load / start, restart counter. •
- If communication is lost, the counter outputs will be set to 0.

Example Hardware Set up for an Event Counter (Absolute)

Installation Procedure

For insta	llation follov	v the steps:
-----------	----------------	--------------

Step	Action
1	Install the EHC 105 00 module into the local backplane's slot 8 and secure it.
2	Install the module terminal strip
3	Connect an external 24 VDC supply voltage (+ pin 40/ pin 39).
4	Connect the Pulse input signal to pin 17 (24VDC).
5	Complete the module wiring (see next figure).

Example 4: Event Counter (Up, Absolute)

Wiring

Wiring for event counter (absolute):

Do not use outputs OUT1...OUT4 with other counters, as such multiple useage is prohibited. Failure to observe this precaution can result in injury or equipment damage. Example 4: Event Counter (Up, Absolute)

Example Software Settings Using Concept for an Event Counter (Absolute)

Drop Configura-
tionFor the configuration of the module into slot 8 and I/O-Map see Example Software
Settings Using Concept for an Event Counter (Relative), p. 102.

I/O Configuration I/O configuration and counter 4 characteristics:

140 EHC 105 00	X
Invert Control Inputs □No. 1 □No. 2 □No. 3 □No. 4 □No. 5	□ No. 6 □ No. 7 □ No. 8
Counter Counter: 4 ▼ Count Input Signal on Negative Transition Use Input 4 Counter Enable Counter 1 Watchdog Timer (x 0.1s): 0 Quitput Set Points	Outputs Set Point 1 Linked to Output No: 5 V Invert Set Point 2 Linked to
Set Point 1: 5 Set Point 2: 11	Output No: 6 ▼ Invert Final Set Point Linked to
Logic Function to Start/Restart Counter: OR ▼ Input A: 7 ▼ Input B: - ▼ Input C: - ▼ Freeze Counter's Register, Switch Outputs Off Input D: 8 ▼ Input E: - ▼ Input F: - ▼	Timed Final Set Point Linked to Output No: 8 □ Invert Pulse Width (x 0.02 s): 100
OK Cancel	Help

Configuration with the Help of Drop and I/O Configuration Screen for Example Event Counter (Absolute)

Preconditions	Stop the controller before configuring the module. Use the following selections to configure the counter specifications within the screens above.:		
Configuration			
	Items	Selections	
	Counter proberties		
	Counting pulse 4 with falling edge:	On Negative Transition	
	Counter Watchdog Time (x0,1s) = 0	Value 0 is selected.	

Example 4: Event Counter (Up, Absolute)

Items	Selections	
Counter enable assignment to IN4:	Input No.4 for counter enable is selected (cross).	
Load/start or restart and output switchoff ass	ignments:	
Logic Between Start Inputs: OR.	OR is selected.	
Enter IN7 as load/start or restart input, no inversion.	IN7 for Input A: is selected. No cross at "In- vert Control Inputs No.6".	
Enter IN8 as output switchoff, no inversion.	IN8 for Input D: is selected. No cross at "In- vert Control Inputs No.8".	
Output assignments, features		
Linke Set Point 1 to OUT5 , no inversion.	Out 5 is selected for Set Point 1. (Multiple usage is prohibited !!) No cross at Invert.	
Linke Set Point 2 to OUT6 , no inversion.	Out 6 is selected for Set Point 2. (Multiple usage is prohibited !!) No cross at Invert.	
Linke Final Set Point to OUT7, no inversion.	Out 7 is selected for Final Set Point. (Mul- tiple usage is prohibited !!)No cross at In- vert.	
Linke Timed Final Set Point to OUT8, no inversion.	Out 8 is selected for Timed Final Set Point. (Multiple usage is prohibited !!) No cross at Invert.	
Timed Final Set Point Pulse Width = 2 sec	Value = 100 is entered for Pulse Width (x 0,02).	
Specify Set Point Values		
Set Point 1 value: 11	Value = 11 is entered.	
Set Point 2 value: 5	Value = 5 is entered.	
Specify Final Set Point Value; select the 4x register (see <i>Example Software Settings Using Concept for an Event Counter (Relative), p. 102</i>).		
Enter the Final Set Point Value (E/S2=30) as 32bit value (with user program):	E/S4: 400109 = 30 LD (See output speci- fication in <i>Example Specifications for an</i> <i>Event Counter (Absolute), p. 130</i>).	
Specify counter characteristics:		
Parallel timend Event Counter =1010, Counting up =0000, absolute Set Point =0000 (with user program)	Register 400102 = 00A0hex (See output specification in <i>Example Specifications for</i> <i>an Event Counter (Absolute), p. 130</i>)	

Start for Example Event Counter (Absolute)

Load/start the counter	Start the controller, then follow the steps on the module data reference screen:		
	Step	Action	
	1	Activate (High) discrete Input 7 (pin 27).	
	2	Enter LS4 bit in 400102 register (D0 = 1 respectively 00A1 hex) (with user pro- gram), (See output specification in <i>Example Specifications for an Event Counter</i> (<i>Absolute</i>), p. 130).	
	 The outputs switch to 1 signal and the counter's actual value is set to 0: 300101 register: VA1E4 (D3) = 1 signal VA2E4 (D11) = 1 signal 300100 - register: E/SE4 (D11) = 1 signal All outputs switches off (Out 5, 6, 7, 8). counter's actual value = 0 		
Enabling counter 1	Activate (High) discrete Input IN4 (pin 24, counter enable):		
	Effect	Description	
	1	 Counter 4 counts the pulses at counter input 4: At actual value 5, OUT5 switches on for 2 sec. At actual value 11, OUT6 switches on for 2 sec. At actual value 30, OUT7 switches on for 2 sec. The Timed Final Set Point output OUT8 switches on for 2 sec. 	
	2	 The register signals from counter 4 have following states: At actual value 5 = VA1E4 switches off. 	
		 At actual value 11 = VA2E4 switches off. At actual value 30 = E/SE4 switches off. 	
Switch Off Out1Out4	If the cou can be sw with ar throug the op In this ca 300101re with Star	nter has not reached the final set point value, the outputs OUT5 OUT8 vitched off: n external 1 signal connected to input IN8 or h the 400102 register BEA4 bit (with D2 = 1 respectively 00A4 hex, since erating mode must be retained). se all outputs and the input status word bits (300100 register (D11), egister (D3 and D11)) switche to 0 signal. See also time diagrams beginning t and Stop Time Diagram without Hardware Input Configuration, p. 27.	

Example 4: Event Counter (Up, Absolute)

Restart	
	Note: You can restart only after output switchoff (BEA). See also time diagrams beginning with <i>Start and Stop Time Diagram without Hardware Input Configuration, p. 27.</i>
	 In this example a restart is possible with following conditions: The final set point value (actual value 30 in our example) has not been reached. High signal is activated at input IN7. A rising edge at the 400102 register ST4 bit (D1, respectively 00A1 hex) is entered.
Load/Start	When the counter is reset the counting value is set to 0 and the outputs became active again.

Example Time Diagram for an Event Counter (Absolute)

Note:

If the counter's operating mode, counting direction, switch-off behavior, or type of set point are changed while the counter's output signals are active, the output will be deactivated and the new changes will take effect.

Index

В

Block diagram Counter channel, 16

С

Configuration Counter characteristics, 92 hardware, 16 Local Quantum drop, 91 Steps, 90 Counter channel Block diagram, 16 Counter Type Mode number, 39 Counter Types Overview, 38

D

Derived data types, 93 Differential Counter Example block diagram, 123 Example configuration order, 120 Example Drop and I/O Configuration Screen, 125 Example hardware setup, 121 Example software settings, 124 Example specification, 120 Operating Mode 4, 51 Start, 126 Time Diagram, 127 Differential counter Operating mode 3, 49 Operating modes, 48

Ε

Enabling, 30 Event counter Operating mode A, 45 Operating mode B, 46 Operating modes, 41 Operating modes 1 and 8, 42 Operating modes 2 and 9), 44 Event counter (absolute) Example block diagram, 133 Example configuration order, 130 Example Drop and I/O configuration screen, 134 Example hardware setup, 131 Example software settings, 134 Example specification, 130 Example time diagram, 138 Example, start, 136

840 USE 443 00 11/27/00

Index

Event counter (relative) Example block diagram, 101 Example configuration order, 98 Example Drop and I/O configuration screen, 103 Example hardware setup, 99 Example software settings, 102 Example specification, 98 Example time diagram, 106 Example, start, 105

G

General user characteristics Counter Types, 12

Η

Hardware Technical specifications, 84 Hardware configuration, 16

I

I/O signals discrete, 22Functional counter features, 23Overview, 18Start and stop functionality, 26

L

LED Status display, 79

Μ

Menu selection of terms, 12 Mode number, 39 Module description Hardware overview, 74 Hardware specifics, 75 Hardware wiring for 5Cx, 24Cx and discrete I/O, 81 HW configuration, 77 Monitoring, 30 Incoming pulses, 68 Quantum system bus, 68 US24, 69

0

Operating modes Event counter, 41 Output set point mode (absolute, relative), 31

Ρ

Prerequisites Hardware and software, 90

R

Rate counter Operating modes 6 and 7, 56 Repetitive Counter Example block diagram, 113 Example configuration order, 110 Example Drop and I/O Configuration Screen, 114 Example hardware setup, 111 Example software settings, 114 Example specification, 110 Example, start, 116 Operating mode, 53 Operating mode 5, 54 Time Diagram, 117

S

Set Points, 32 Start and Stop Priority ranking of signals, 26 Settings, 26 Time Diagram with Hardware Input Configuration, 29 Time diagram, without hardware input configuration, 27

Settings, 26 Start-up characteristics, 69 State RAM Assignment of input structure, 60 Assignment of output structure, 62 System characteristics, 12

Т

Time diagram Differential counter, operating mode 3, 49 Differential counter, operating mode 4, 51 Event counter, operating mode A, 45 Event counter, operating mode B, 46 Event counter, operating modes 1 and 8, 42 Event counter, operating modes 2 and 9, 44 Rate counter, operating modes 6 and 7, 56 Repetitive counter, operating mode 5, 54 Start and stop with hardware input configuration, 29 Start and stop without hardware input configuration, 27

Index